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Abstract
CMOS technology has continuously scaled into deep sub-micron regime. With CMOS scal-
ing, many complex design issues arise. The challenges include, but not limited to, the
increasing of interconnect delay and power, exponential growth of leakage power, and rapid
growth of design complexity. These challenges motivate us to design new CAD algorithms
to reduce power consumption (both leakage power and dynamic power), to effectively reduce
design complexity, and to improve circuit performance.
In Chapter 2, we present a floorplanning algorithm for 3-D IC designs, which can effec-
tively reduce interconnect delays. Our algorithm is based on a generalization of the classical
2-D slicing floorplans to 3-D slicing floorplans. A new encoding scheme of slicing floorplans
(2-D/3-D) and its associated set of moves form the basis of the new simulated annealing
based algorithm. In Chapter 3, we present the first FPGA floorplanning algorithm tar-
geted for FPGAs with heterogeneous resources, such as Configurable Logic Blocks (CLB),
RAM s and multipliers. In Chapter 4, we present an efficient and effective method to re-
duce circuit leakage power consumption using input vector control. Our algorithm is able
to solve the IVC and gate replacement problems simultaneously. A dynamic programming
based-algorithm is used for making fast evaluation on input vectors, as well as replacing
gates. In Chapter 5, we present an FPGA technology mapping algorithm targeting dynamic
power minimization. We propose a switching activity estimation model considering glitches
for FPGAs, and develop our technology mapping algorithm based on this model. In Chap-
ter 6, we present an FPGA technology mapping algorithm targeting designs with multi-clock
domains such as those containing multi-clocks, multi-cycle paths, and false paths. We use
iii
timing constraints to handle these unique clocking issues. Our algorithm produces a mapped
circuit with the optimal mapping depth under timing constraints. In chapter 7, we target
FPGA performance optimization using a novel BDD-based synthesis approach. In this work,
we concentrate on delay reduction and conclude that there is a large optimization margin
through BDD synthesis for FPGA performance optimization.
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Chapter 1
Introduction
CMOS technology has continuously scaled into deep sub-micron regime. With CMOS scal-
ing, we are facing more and more challenges while designing our circuits. The challenges
include, but not limited to, the increasing of interconnect delay and power, exponential
growth of leakage power, and rapid growth of design complexity. These challenges moti-
vate us to design new CAD algorithms to reduce power consumption (both leakage power
and dynamic power), to effectively reduce design complexity, and to improve circuit perfor-
mance. In this thesis, we present floorplanning algorithms which are able to reduce design
complexity and interconnect delays, input vector control algorithm for leakage reduction,
technology mapping algorithm for dynamic power reduction for FPGAs, FPGA technol-
ogy mapping algorithm considering various timing constraints, and a delay-driven FPGA
technology mapping algorithm using binary decision diagrams (BDDs).
The side effects of interconnection scaling are larger delay, higher power consumption,
and signal integrity problems. Thus, it becomes more and more difficult to improve the per-
formance of VLSI just by size shrinking in the planar wafer. Three-dimensional integrated
circuits (3-D ICs) is a promising technique to keep the speed of VLSI technology advanc-
ing. The 3-D ICs offer significant performance benefits over two-dimensional integrated
circuits (2-D ICs) mainly by reducing the length of interconnection wires and introducing
new geometrical arrangement of cells [1]. By wafer-bonding [2] or metal-induced lateral
crystallization [3] techniques, transistors can be stacked vertically in multi-layer silicon film.
The wire length can be greatly reduced by vertical inter layer interconnects (VILIC). Two
transistors, which have long distance between them in 2-D ICs, can be put to different layers
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and connected by VILIC. Therefore, 3-D ICs can solve timing and power problems caused
by long interconnections in 2-D ICs. To improve the performance, circuit modules or IPs
will not be confined in one layer in 3-D ICs. Current floorplanning tools can only handle
two dimensional blocks. This motivates us to deal with the floorplanning problem in 3-D
ICs. The 3-D floorplanning problem can be formulated as that of packing a given set of
3-D rectangular blocks while minimizing a suitable cost function. Our algorithm presented
in Chapter 2 is based on a generalization of the classical 2-D slicing floorplans [4] to 3-D
slicing floorplans. A new encoding scheme of slicing floorplans (2-D/3-D) and its associated
set of moves form the basis of the new simulated annealing based algorithm. Compared to
a previous state-of-the-art 3-D floorplanning algorithm, sequence-triple [5], our algorithm
produces results 3% better and runs 17 times faster on average.
With technology advances, modern FPGAs can consist of millions of gates, and future
generations of FPGAs will be even more complex. A hierarchical approach based upon par-
titioning and floorplanning is necessary to successfully map a design onto an FPGA. This
means FPGA floorplanning tools will soon be extremely important. Due to the heteroge-
neous logic and routing resources on an FPGA, FPGA floorplanning is very different from
the traditional floorplanning for ASICs. As a result, although there are many algorithms in
the literature for the ASIC floorplanning [4,6–8], these algorithms can not be used for FPGA
designs. There are also some previous papers [9] on FPGA floorplanning, but all of them are
targeted for older generations of FPGAs consisting only of CLBs (without RAM and multi-
plier blocks) where traditional ASIC floorplanning algorithms can be easily applied to solve
the problem. In Chapter 3, we present the first FPGA floorplanning algorithm targeted
for FPGAs with heterogeneous resources. Our algorithm is based on the following general
FPGA architecture: an FPGA chip consists of columns of Configurable Logic Blocks (CLB),
with column pairs of RAM s and multipliers interleaved between them. Both Xilinx FPGA
chips and Altera FPGA chips conform to this architecture. Our algorithm is based on a
non-trivial extension of the Stockmeyer floorplan optimization algorithm [10]. We use slic-
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ing structure [4] to represent floorplans, and develop an efficient algorithm that can find the
optimal realization for a particular slicing structure. Our algorithm can generate floorplans
for Xilinx’s XC3S5000 architecture (largest of the Spartan3 family) in a few minutes.
Another issue due to CMOS technology scaling is the leakage power consumption. To
maintain high performance with lower supply voltage, transistor threshold voltage also needs
to be scaled down. Lowering threshold voltage increases the leakage current of the device
exponentially. It is reported that 25% total energy is dissipated by leakage current in 90nm
Itanium processor core [11]. Various leakage reduction techniques have been proposed previ-
ously on device, circuit and system levels, such as the applications of dual threshold voltage
transistors [12] and sleeping transistors [13]. In Chapter 4, we focus on one leakage reduc-
tion technique: input vector control (IVC) [14]. Given a circuit, an optimal input vector
exists to minimize the leakage current for this circuit. However, finding such an optimal
input vector is NP-hard [15]. For large circuits with deep levels, IVC becomes less effective
because the controllability of internal nodes is lower. Gate replacement technique can be
used to improve the controllability. It can also be used to further reduce leakage. Most of
the proposed heuristics for IVC become slow for large circuits. In this thesis, we present an
O(n) algorithm to solve the IVC and gate replacement problems simultaneously. A dynamic
programming based-algorithm is used for making fast evaluation on input vectors, as well as
replacing gates. Results on MCNC91 benchmark circuits show that our algorithm produces
14% better leakage current reduction with several orders of magnitude speedup in runtime
for large circuits compared to the previous state-of-the-art algorithm [16]. In particular, the
average runtime for the ten largest combinational circuits has been dramatically reduced
from 1879 seconds to 0.34 seconds.
Besides leakage power reduction algorithm, we also present a dynamic power reduction
algorithm for FPGAs. Power reduction is very important to FPGAs, since FPGAs are
not power efficient due to large amount of extra transistors for reconfiguration purpose.
It is estimated that an FPGA design consumes ten times larger power than a functionally
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equivalent ASIC design [17]. Many FPGA vendors report that power dissipation is one of the
primary concerns of their customers. At the same time, reducing power consumption lowers
packing and cooling costs and improves the circuit reliability. In Chapter 5, we present
an FPGA technology mapping algorithm targeting dynamic power minimization. FPGA
technology mapping converts a given Boolean circuit into a functionally equivalent network
comprised only of LUTs (a K-input LUT can implement any Boolean functions of up to K
variables.) Dynamic power occurs when a signal transition takes place. There are two types
of signal transitions. One is the signal transition necessary to perform the required logic
functions between two consecutive clock ticks, and it is called functional transition. The
other is the unnecessary signal transition due to the unbalanced path delays to the inputs
of a gate, and it is called spurious transition or glitch. Glitch power can be a significant
portion of the dynamic power. Based on the study in [18], glitch power can be 60% of
the dynamic power consumed in the logic. In the datapath of some data-flow intensive
designs, glitch transitions can be 4-5X more than functional transitions [19]. Therefore,
it is very important to reduce glitches for total power reduction. However, we are not
aware of any FPGA technology mapping algorithms that consider glitches in the literature.
We will present a switching activity estimation model considering glitches for FPGAs, and
develop our technology mapping algorithm based on this model. Experiments show that
our algorithm, named GlitchMap, is able to reduce dynamic power by 18.7% compared to a
previous state-of-the-art power-aware algorithm, EMap [20].
Modern designs tend to have many different constraint types, arising from multiple re-
lated (and not related) clock domains. They also have exceptions such as multi-cycle as-
signments and false-path and thru-x exceptions. Most of these constraints can be treated as
networks with multiple clock domains. Logic synthesis with multiple clock domains brings
up new challenges for optimization while trying to fulfill more complicated constraints. In
Chapter 6, we present an FPGA technology mapping algorithm targeting designs with multi-
clock domains such as those containing multi-clocks, multi-cycle paths, and false paths. We
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use timing constraints to handle these unique clocking issues. We work on timing constraint
graphs and process multiple arrival/required times for each node in the gate-level netlist.
We also recognize and process constraint conflicts efficiently. Our algorithm produces a
mapped circuit with the optimal mapping depth under timing constraints. To the best of
our knowledge, this is the first FPGA mapping algorithm working with multi-clock domains.
Experiments show that our algorithm improves circuit performance by 16.8% on average af-
ter placement and routing for a set of benchmarks with multi-cycle paths, comparing to a
previously published depth-optimal algorithm that does not consider multi-cycle paths.
Traditional FPGA logic synthesis work flow consists of ASIC based logic optimization
and technology mapping. Conventional logic optimization tools, such as SIS [21], use aggres-
sive factoring to achieve optimization objectives. The logic optimization step is generally
followed by technology mapping (with gate decompositions in between sometimes). The
technology mapping algorithms are able to produce a minimum delay mapping for a given
circuit using either network flow (e.g. flowmap [22]) or cut enumeration (e.g. daomap [116])
techniques. However, these two steps are separated from each other. We believe a unified ap-
proach considering these two steps together will produce much better results. In chapter 7,
we target FPGA performance optimization using a novel BDD-based synthesis approach.
Most of previous works have focused on BDD size reduction during logic synthesis. In our
work, we concentrate on delay reduction and conclude that there is a large optimization
margin through BDD synthesis for FPGA performance optimization. Our contributions are
threefold: (1) we propose a gain-based clustering and partial collapsing algorithm to prepare
the initial design for BDD synthesis for better delay; (2) we use a technique named linear
expansion for BDD decomposition, which in turn enables a dynamic programming algorithm
to efficiently search through the optimization space for the BDD of each node in the clustered
circuit; (3) we consider special decomposition scenarios coupled with linear expansion for
further improvement on quality of results. Experimental results show that we can achieve a
95% gain in terms of network depths, and a 20% gain in terms of routed delay, with a 22%
5
area overhead on average compared to a previous state-of-art BDD-based FPGA synthesis
tool, BDS-pga.
This thesis is concluded by summarizing our works and providing some future directions
in Chapter 8.
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Chapter 2
Floorplanning for 3-D VLSI Design
2.1 Introduction
CMOS technology has continuously scaled into deep submicron regime. The side effects
of interconnection scaling are larger delay, higher power consumption, and signal integrity
problems. Thus, it becomes more and more difficult to improve the performance of VLSI
just by size shrinking in the planar wafer. Three-dimensional integrated circuits (3-D ICs)
is a promising technique to keep the speed of VLSI technology advancing.
The 3-D ICs offers significant performance benefits over two-dimensional integrated cir-
cuits (2-D ICs) mainly by reducing the length of interconnection wires and introducing new
geometrical arrangement of cells [1]. This brings new challenges to the design automation
tools. Traditional EDA tools for 2-D ICs cannot be easily extended to 3-D ICs.
By wafer-bonding [2] or metal-induced lateral crystallization [3] techniques, transistors
can be stacked vertically in multi-layer silicon film. The wire length can be greatly reduced
by vertical inter layer interconnects (VILIC). Two transistors, which have long distance
between them in 2-D ICs, can be put to different layers and connected by VILIC. So 3-D
ICs can solve annoying timing and power problems caused by long interconnections in 2-D
ICs. To improve the performance, circuit modules or IPs will not be confined in one layer
in 3-D ICs. This brings an issue for current floorplanning tools, which can only handle two
dimensional blocks. It is obvious that 3-D floorplanning algorithm is needed for the 3-D IC
design.
There are two main categories of floorplanning technologies for traditional 2-D floorplan-
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Figure 2.1: 3-D slicing floorplan
ning problems: slicing and nonslicing. Slicing [4] is one of earliest representations for floor-
plans, and normalized polish expression [23] is the classic way of implementing it. Since the
mid-1990s, many new representations for nonslicing floorplans have been invented [6–8,24].
Sequence-triple and sequence-quintuple [5] are the first and the only 3-D floorplanning
methods we know. According to [5], sequence-triple is always better than sequence-quintuple
in practice, so we do not consider sequence-quintuple. In this chapter, we present a new
algorithm for 3-D slicing floorplanning, and show how to enforce some placement constraints
and how to consider the thermal distribution. We conduct our experiments on two sets of
data. The sizes of problems in one testing set are all 30, and the sizes of problems in
the other testing set are all 100. Under the same decreasing ratio of temperature and
the same number of neighborhood movements in each iteration during annealing schedule,
our algorithm runs 7 times faster than the sequence-triple based algorithm for problems of
size 30, and 17 times faster for problems of size 100. For both sets of data, our algorithm
produces packing results 3% better than the sequence-triple-based algorithm under the same
annealing parameters. We also implemented our algorithm for traditional 2-D floorplanning,
and surprisingly obtained the best results ever reported in the literature for the two largest
MCNC benchmarks: ami33 and ami49.
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2.2 3-D Slicing Floorplans
For the 3-D floorplanning problem, a module A is a 3-D block, and M denotes the set of n
modules. The 3-D floorplanning problem is to arrange modules in M without overlapping
while some objective functions are optimized. A supermodule is a subfloorplan which contains
one or more modules.
To get a slicing structure, we recursively cut 3-D blocks by planes that are perpendicular
to the x, y, or z axis (we assume that faces of the 3-D block are perpendicular to the x, y,
and z axes) (see Fig. 2.1(a)). A slicing floorplan can be represented by an oriented rooted
binary tree, called a slicing tree (see Fig. 2.1(b)). Each internal node of the tree is labeled
by X, Y, or Z. The label X means that the corresponding supermodule is cut by a plane
that is perpendicular to the x axis. The same is true for label Y and label Z in terms of the
y axis and z axis, respectively. Each leaf corresponds to a basic 3-D module and is labeled
by the name of the module.
2.3 The Algorithm
We use slicing trees to represent different floorplans, and simulated annealing is used to
search for a good slicing floorplan. The classic encoding method for slicing trees is Polish
expression [23], which has been the only encoding method of slicing trees for almost 20 years.
In this section, we will introduce a new slicing tree encoding method and neighborhood
movements under the new encoding. Our encoding method is based on the static array
representation of a full binary tree. Even though static array representation of a fixed size
binary tree is well known, it has never been used for the VLSI slicing floorplan problem
before in the literature, and we find that it works excellent for the floorplanning problem.
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2.3.1 Slicing Tree Representation
In a slicing tree, every internal node represents a supermodule split into two halves by a cut
plane, and it has two children, which means that the slicing tree is a full binary tree. If we
have n basic modules, there must be n− 1 internal nodes. So we have the following lemma.
Lemma 1 If the number of basic modules is n, then the number of nodes in the slicing tree
is 2n− 1, and the number of internal nodes is n− 1.
Since the number of nodes in a slicing tree is fixed, we can represent these nodes using a static
array with size 2n− 1. The first n− 1 cells represent internal nodes of the slicing tree, and
the first cell always represents the root of the tree. Last n cells represent leaves of the slicing
tree. Each cell of the array is characterized by the following 10-tuple (t, p, l, r, x, y, z, w, d, h).
The term t is the tag information, and its values are X, Y, Z for internal nodes and module
names for leaves of the tree. The terms p, l, r denote cell locations of the parent, the left child
and the right child of the node. The terms x, y, z, w, d, h are the dimensional information
of the corresponding module (or supermodule) (see Fig. 2.2), and we call (x, y, z) the base
point of the corresponding module(supermodule) in the rest of this thesis. Figure 2.3 is the
array for the slicing tree of Fig.2.1(b). In this example, the tuple of cell at location 3 is
(X, 1, 8, 4, 1, 0, 0, 2, 1, 2) if we assume all basic modules are unit cubes. For clarity, we only
draw the parent link for each cell.
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Figure 2.3: Array for slicing tree in Fig. 2.1(b)
2.3.2 Evaluation of a Slicing Tree
Given the static array of a slicing tree, we can calculate the position of each module and
the dimension of the whole chip by a recursive procedure GetDimensions (see Algorithm 1)
starting from the root: GetDimensions(1, 0, 0, 0).
Inputs of procedure GetDimensions are the cell location of the module and the base
point coordinate of the module. Values w, d, h for a leaf cell are known in advance from
input data, and we do not need to compute them.
2.3.3 Neighborhood Movements
We have designed two kinds of neighborhood movements for our new encoding method:
exchange and rotation.
1. Exchange: Randomly choose two locations u, v ranging between 2 and 2n−1, and mod-
ify the array by procedure Exchange(u, v) (see Algorithm 2). Performing Exchange(u,v)
on the array is equivalent to exchanging two subtrees represented by cell(u), cell(v)
in the slicing tree. For example, Exchange(4, 5) means to exchange Z-subtree1 with
1-subtree in the slicing tree of Fig. 2.1(b), and results after exchange are shown in
Fig. 2.4. When we exchange two subtrees, we must check whether one subtree is con-
tained by the other. If so, we exchange the smaller subtree with a child subtree of the
larger one. For example, u = 4, v = 6 correspond to a Z-subtree and 2-subtree, respec-
tively, in the slicing tree of Fig. 2.1(b), and we cannot exchange these two subtrees.
1An α-subtree is a subtree with root labelled α.
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Algorithm 1: GetDimensions(u, x, y, z)
Input: u is a cell location, x, y, z are dimensions of the corresponding cell.
begin
cell(u).x← x
cell(u).y ← y
cell(u).z ← z
l← cell(u).l
r ← cell(u).r
if u > n− 1 then
return /*u is a leaf cell*/
if cell(u).t = X then
GetDimensions(l,x,y,z)
GetDimensions(r,x+ cell(l).w,y,z)
cell(u).w ← cell(l).w + cell(r).w
cell(u).d← max{cell(l).d, cell(r).d}
cell(u).h← max{cell(l).h, cell(r).h}
else if cell(u).t = Y then
GetDimensions(l,x,y,z)
GetDimensions(r,x,y + cell(l).h,z)
cell(u).w ← max{cell(l).w, cell(r).w}
cell(u).d← max{cell(l).d, cell(r).d}
cell(u).h← cell(l).h+ cell(r).h
else
GetDimensions(l,x,y,z)
GetDimensions(r,x,y,z + cell(l).d)
cell(u).w ← max{cell(l).w, cell(r).w}
cell(u).d← cell(l).d+ cell(r).d
cell(u).h← max{cell(l).h, cell(r).h}
end
end
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So, we exchange 2-subtree with 5-subtree, which is the right subtree of node labeled
Z. In our algorithm, (u, v) are changed from (4, 6) to (9, 6).
Algorithm 2: Exchange(u, v)
Input: u, v : locations of two cells to be exchanged
begin
pu ← cell(u).p
pv ← cell(v).p
if cell(pu).l = u then
cell(pu).l← v
else
cell(pu).r ← v
end
if cell(pv).l = v then
cell(pv).l← u
else
cell(pv).r ← u
end
cell(u).p↔ cell(v).p
end
2. Rotation: Randomly select u between 1 and 2n − 1, then perform one operation
from RotationX(u), RotationY(u), and RotationZ(u) randomly. We present Rota-
tionX(u) here, and RotationX(u),RotationY(u) are quite similar. RotationX(u) (see
Algorithm 3) is equivalent to rotating the module(supermodule) corresponding to
cell(u) along x−axis in the slicing structure. For example, if we want to rotate the su-
permodule containing module 2, 4, 5 in Fig. 2.1(a) along x−axis, then u = 3. Figure 2.5
shows results after rotating.
These two neighborhood movements are complete, and we have the following theorem.
Theorem 1 The distance between two slicing trees with the same number of nodes is at
most 10n− 6.
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Algorithm 3: RotationX(u)
Input: u : location of the cell to be rotated
begin
cell(u).h↔ cell(u).w
if cell(u).t = Y then
cell(u).t← Z
cell(u).l↔ cell(u).r
else if cell(u).t = Z then
cell(u).t← Y
if cell(u).t ∈ {X,Y, Z} then
RotationX(cell(u).l)
RotationX(cell(u).r)
end
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The distance between any two slicing trees of our encoding method is only O(n), which
is much smaller than that of [23] (O(n2)). Smaller distance means that the number of
operations we need per temperature to reach equilibrium state during simulated annealing
is much less, and the annealing process runs much faster.
2.4 Placement Constraints
Placement constraints are very important for the floorplanning problem. There are many
papers considering various kinds of constraints, such as boundary constraints, preplaced
modules, obstacles and range constraints. Boundary constraints and range constraints for
slicing floorplans have been studied in [25,26]. Those papers are based on the Polish expres-
sion and their methods are quite complex. We will present simpler methods that work very
well for both 3-D floorplanning and 2-D floorplanning in this section.
The obstacle constraint is a special kind of the preplaced constraints, because each ob-
stacle can be treated as an extra preplaced module; and the preplaced constraint is a special
kind of the range constraint in which the module has no freedom to move. Boundary con-
straints of a module restrict possible positions of a module in the final packing, and the
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module must be placed on the left, right, bottom, top, rear, or the front boundaries of the
final packing respectively according to the types of its boundary constraints. Range con-
straint of a module is to place the module inside a 3-D block region R = {(x, y, z) | x1 ≤
x ≤ x2, y1 ≤ y ≤ y2, z1 ≤ z ≤ z2} in the final packing. We will present in this section how
to handle boundary constraints and range constraints.
2.4.1 Boundary Constraint
Given a slicing tree, each cell cell(i), 1 ≤ i ≤ 2n−1, of the array has an associated boundary
attribute vector θi = (d1, d2, d3, d4, d5, d6). Conceptually, d1 through d6 specify distances
of the corresponding module(supermodule) to the left, right, front, rear, bottom, and top
boundary of the packing according to the slicing tree. The vector value for the root is
θ1 = (0, 0, 0, 0, 0, 0). Values for other modules can be computed in a top-down fashion
starting from children of the root, by calling procedure GetBoundary(cell(1).l) and Get-
Boundary(cell(1).r) (see Algorithm 4).
Boundary attribute vectors in Fig. 2.6 clearly show how the algorithm works. Boundary
attribute vectors have several properties.
Property 1 If the cell at location u is the parent of the cell at location v, then di(θu) ≤
di(θv), 1 ≤ i ≤ 6.
Property 2 Assume module A is represented by a cell at location i, then
• A is placed on the left boundary iff d1(θi) = 0.
• A is placed on the right boundary iff d2(θi) = 0.
• A is placed on the front boundary iff d3(θi) = 0.
• A is placed on the rear boundary iff d4(θi) = 0.
• A is placed on the bottom boundary iff d5(θi) = 0.
• A is placed on the top boundary iff d6(θi) = 0.
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Algorithm 4: GetBoundary(u)
begin
p← cell(u).p
for i = 1 to 6 do
di(θu)← di(θp)
end
switch (u, cell(p).t) do
case (cell(p).l, X) d2(θu)← d2(θu) + 1
case (cell(p).l, Y ) d4(θu)← d4(θu) + 1
case (cell(p).l, Z) d6(θu)← d6(θu) + 1
case (cell(p).r,X) d1(θu)← d1(θu) + 1
case (cell(p).r, Y ) d3(θu)← d3(θu) + 1
case (cell(p).r, Z) d5(θu)← d5(θu) + 1
end
if u ≤ n− 1 then
/*u represents a supermodule*/
GetBoundary(cell(u).l)
Getboundary(cell(u).r)
end
A boundary constraint of a module is a boundary requirement vector φi = (w1, w2, w3, w4, w5, w6),
where i is the location of the cell representing the module. Terms w1 through w6 indicate
whether we want to place the module on the left, right, front, rear, bottom, or top boundary
of the final packing. For example, if we want the module to be placed on the left and the
top boundaries, then the boundary requirement vector φi = (1, 0, 0, 0, 0, 1). The boundary
penalty BPi for this module is Σ
6
k=1wk(φi) ∗ dk(θi). From Property 2, we know that BPi is
0 if the placement of the module satisfies its boundary constraints. One interesting aspect
is that we can control not to place a module on the left boundary by assigning a negative
value to w1.
2.4.2 Range Constraint
Assume we want to place a module θ inside a region R = {(x, y, z) | x1 ≤ x ≤ x2, y1 ≤ y ≤
y2, z1 ≤ z ≤ z2}. Let Cθ = (x′, y′, z′) be the base point coordinate of module θ calculated by
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Figure 2.6: Boundary attribute vectors of slicing tree in Fig. 2.1(b)
the procedure GetDimensions for a particular slicing tree T . Now, we will change the value
of Cθ to maximize the overlap of R and θ without violating the structure of T . If x
′ < x1,
the left side of θ is not in R, and we increase the overlap between R and θ by increasing x′
to x1. Similarly, if y
′ < y1 (z′ < z1), we increase y′ (z′) to y1 (z1). This is the best we can do
without violating the structure of T since we can not decrease the value of any field of Cθ. If
θ still does not totally fit inside R, we add the volume of the part that is not in R to the cost
function, so the cost function will show that T is not a good floorplan, and our algorithm
will choose another slicing floorplan during simulated annealing. The experimental results
show that this strategy works very well. After changing the value of Cθ, we continue to
calculate the base point coordinates of the other modules. In all, we change the first three
statements of GetDimensions into the following:
cell(u).x← max{x, x1}
cell(u).y ← max{y, y1}
cell(u).z ← max{z, z1}
We also have to modify the algorithm a little bit to make it consistent with other variables,
which is easy and we do not show it here. Our algorithm for range constraints is somewhat
similar to that of [26], in which the range constraints of basic modules are propagated up to
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supermodules during adding curves. But ours is much simpler.
2.5 Thermal Distribution
Thermal effects impact interconnect design and reliability [27–29]. Transistor speed is slower
at higher temperature because of the degradation of carrier mobility; higher temperature
increases interconnect delay because the electrical resistivity of metal increases linearly
with temperature; reliability is lower at higher temperature due to the Arrhenius equa-
tion: MTF = MTF0exp(Ea/KbT ). These problems are more severe for 3-D IC designs,
and it is very important to distribute heats evenly during floorplanning. In this section, we
extend our algorithm to consider thermal distribution.
We assume a thermal constraint graph G is given. LetM denote the set of modules. Each
node of G represents a unique module, and there exists a bijective function f : V (G)→M.
If we don’t want to place two modules m1 and m2 adjacent to each other due to thermal
consideration, there is an edge uv ∈ E(G) such that f(u) = m1 and f(v) = m2, and the
weight w(uv) of the edge uv is the penalty of placing m1 and m2 adjacent.
With a thermal constraint graph G, we define a thermal expression for a specific floorplan
as follows, Eth =
∑
uv∈E(G)
w(uv)
Dm(f(u),f(v))
, and Dm(m1,m2) is the Manhattan distance between
the centers of two modules m1 and m2 according to the floorplan. Intuitively, the smaller
the value of the thermal expression, the better the distribution of heats because module
pair f(u) and f(v) for every uv ∈ E(G) are placed far from each other on average. So, our
objective for thermal distribution is to minimize the thermal expression.
The thermal expression is encoded into the cost function as follows, cost = (1+α′Eth)∗V
(we only consider the packing volume V for simplicity in this section), where α′ is a control
parameter. The value of α′ is very important. If the value of α′Eth is much larger than 1,
the volume of the final floorplan may be large, even though the thermal expression is very
small. If the value of α′Eth is much smaller than 1, the thermal expression contributes little
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Table 2.1: Results for the first testing set (30 blocks)
Packing Volume Average Runtime(s)
λ Improvement(%) Sequence-Triple Slicing
20 1.18 26.56 4.61
40 2.83 51.62 8.84
60 2.44 75.84 13.46
80 3.78 96.45 17.70
100 4.59 139.05 22.29
200 3.66 237.05 44.30
300 3.64 325.80 66.58
400 4.03 416.85 88.56
500 2.92 487.80 110.86
600 1.59 571.45 133.38
to the cost function. So, we want the value of α′Eth to be close to 1 to get a good thermal
distribution without deteriorating the packing volume too much. In our experiments, α′ is
equal to, based on the following theorem, n
3√n− 3
√
n2
n−1 ∗ ls/
∑
e∈E(G)w(e), where n is the number
of modules, G is the thermal constraint graph, and ls is the average length of lengths, widths
and heights of all modules. Experimental results indicate that the value of α′ is very effective.
Theorem 2 Assume an n×n×n 3-D block is divided evenly into n3 units cubes, the average
Manhattan distance between any two unit cubes is n
4−n2
n3−1 .
2.6 Cost Function
The cost function of our annealing process is
(1 + α ∗ B
b
+ α′Eth) ∗ V + β ∗ n
f
∗ P + γ ∗Wlength
Terms α, α′, β, and γ are parameters that can be tuned to improve the performance
of the algorithm. The term n denotes the number of modules. The term b denotes the
number of boundary constraints. The term f denotes the number of range constraints. V
is the packing volume. B is the sum of boundary penalties for all modules with boundary
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Table 2.2: Results for the second testing set (100 blocks)
Packing Volume Average Runtime(s)
λ Improvement(%) Sequence-Triple Slicing
20 2.64 1284.16 66.55
40 3.02 2535.59 134.20
60 3.25 3523.50 200.53
80 3.16 4539.83 265.00
100 2.87 4614.58 333.58
constraints, B = Σ2n−1i=n BPi (assume BPi = 0 for modules without boundary constraints).
Eth is the thermal expression. P is the sum of volumes of all parts that violate the range
constraints. Wlength is the estimated total wire length. All constraints can be satisfied if the
values of α and β are big enough.
2.7 Experimental Results
All experiments are carried out on a computer with a 2.4-GHz Intel Xeon processor and
1-Gb memory.
We conduct our experiments mainly on two sets of data. The sizes of problems in the first
testing set are all 30, and the sizes of problems in the second testing set are all 100. The first
testing set contains ten problems, and the second testing set contains five problems. Our
algorithm is controlled by simulated annealing (SA). There are two important parameters of
SA: the decreasing ratio of temperature and the number of neighborhood movements of each
temperature. According to our experimental results, these two parameters should be large
to get a good packing result for a 3-D floorplanning problem, so we fix the ratio to be 0.99
in the rest of this section. In order to test the efficiency and effectiveness of our method, we
implement the sequence-triple based on [5]. (Even though fast algorithm [30] exists for the
sequence-pair, we do not know whether it can be generalized for the sequence-triple.)
Table 2.1 shows the experimental results for the first testing set. In the table, λ is a
parameter of the simulated annealing such that 30λ (30 is the problem size) is the number
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Figure 2.7: Packing of ami49 with area 36.24 mm2(best result known in the literature,
obtained in 6.7 s)
of neighborhood movements of each temperature. For different values of λ, we run both
our algorithm and the sequence-triple on ten problems of the first testing set. In the table,
we report the average packing volume improvements of the slicing over the sequence-triple,
the average runtimes of the slicing, and the average runtimes of the sequence-triple for each
λ. From the table, we know that the packing volume improvement is small when λ is
very small or very large, which seems weird but is reasonable. For small λ, the number of
neighborhood movements for each temperature is not enough for both algorithms, so both
algorithms perform badly, and produce bad results; for large λ, both algorithms tend to
produce almost optimum results, so the difference of their results is small. On average, the
packing qualities produced by the slicing is 3% better than those of the sequence-triple, and
the slicing runs 7 times faster than the sequence-triple for the first testing set. Table 2.2
shows the experimental results for the second testing set. On average, the packing qualities
produced by the slicing is 3% better than those of the sequence-triple, and the slicing runs
17 times faster than the sequence-triple for the second testing set.
With benchmarks and many available floorplanning algorithms, 2-D floorplanning prob-
lems are very effective to show the excellence of our algorithm. In Table 2.3, Fast-SP [30]
was run on Sun Ultra1 (166 MHz); ECBL [31], O-tree [24] were run on Sun Sparc20 (248
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Table 2.3: Comparisons With Other 2D Floorplan Representations (Slicing produces the
best results for two largest benchmarks)
MCNC Problem Fast-SP ECBL EQ-seq TBS EO-tree Slicing
benchmark Size Area Area Area Area Area Area
apte 9 46.92 45.93 46.92 47.44 46.92 46.92
xerox 10 19.80 19.91 19.93 19.78 20.21 20.20
hp 11 8.947 8.918 9.03 8.48 9.16 9.03
ami33 33 1.205 1.192 1.194 1.196 1.242 1.183
ami49 49 36.5 36.70 36.75 36.89 37.73 36.24
MHz); Enhanced Q-sequence [32] was run on Sun Ultra60 (360 MHz); and TBS [8] was
run on 1400 MHz Intel Xeon Processor. For ami33, the runtimes of Fast-SP, TCG, ECBL,
Enhanced Q-seq, TBS, Enhanced O-tree and Slicing are 20s, 306s, 73s, 40s, 1.26s, 119s and
15s respectively; for ami49, the runtimes of Fast-SP, TCG, ECBL, Enhanced Q-seq, TBS,
Enhanced O-tree and Slicing are 31 s, 434 s, 117 s, 57 s, 2.55 s, 406 s, and 6.7 s, respectively.
As Table 2.3 shows, our algorithm produces the best floorplans for ami33 and ami49 in a few
seconds (Fig. 2.7 shows the floorplan for ami49 produced by our algorithm).2 Our algorithm
works well for other problems of MCNC benchmark too, and it can generate floorplans with
deadspaces of 4.19%, 0.77%, and 2.23%, respectively, for hp, apte, and xerox in one second.
We also conduct some experiments to verify the effectiveness of constraints handling.
Figure 2.8 shows one result with constraints. The size of this problem is 49, and there are
nine constraints: modules 2, 14 and 17 must be placed on the top boundary; modules 3,
11 and 17 must be placed on the front boundary; modules 3, 5 and 17 must be placed on
the right boundary. All constraints are satisfied in Fig. 2.8 (In the figure, module 17 is on
the right boundary because there are no other modules to the right of the module 17). The
packing of Fig. 2.8 is obtained in 366s with deadspace of 11%.
To test the thermal distribution mechanism, we run our program on a set of 10 data. The
first 5 data are generated from ami33, and the last 5 data are generated from ami49. For
each data, the thermal constraint graph is generated by adding edges only for those modules
2It is possible to obtain tighter packings when the modules are soft, but we only consider hard modules
in this thesis.
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Figure 2.8: 3-D packing with placement constraints
that give off large amount of heat. Each datum has been run 8 times using different numbers
of neighborhood movements, and we report the average results in Table 2.4. According to
the table, our thermal distribution mechanism does not increase runtime, and the thermal
expressions are improved dramatically (115% on average) while the packing volumes are
not deteriorated too much (4.41% on average). The value of α′Eth ranges between 0.8 and
2 without thermal consideration, and ranges between 0.4 and 0.7 when we use thermal
expression in the cost function.
From our experiments, we find that slicing is able to produce excellent results for a floor-
planning problem with a large number of blocks (greater than 30). The reason is that small
blocks are more likely to fill the “holes” among large blocks if the number of blocks becomes
larger, so the optimum solution by slicing is not far from that by general floorplanning algo-
rithms, while it takes many more iterations for a nonslicing algorithm to reach the optimum,
if at all. Another important reason is that the evaluation of a slicing tree is very simple,
has much less implementation overhead, and takes much less time to finish one iteration
compared to other algorithms. Since the circuits become larger and larger, the partitioning
algorithm tends to generate large number of blocks for a floorplanner, we believe slicing is
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Table 2.4: Results for thermal distribution
Volume Improvement Runtime
Increased(%) of Eth(%) Increased (s)
data1 3.04 117 0
data2 2.20 91 6
data3 3.49 106 4
data4 6.45 78 4
data5 5.66 82 -3
data6 4.20 135 -4
data7 5.66 175 -10
data8 4.45 118 4
data9 6.47 121 7
data10 2.47 122 4
still an excellent method for the floorplanning problem, which deserves more attention from
both industry and academia.
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Chapter 3
Floorplan Design for Multi-Million
Gate FPGAs
3.1 Introduction
Modern FPGAs have multi-millions of gates and future generations of FPGAs will be even
more complex. A hierarchical approach based upon partitioning and floorplanning is neces-
sary to successfully map a design onto an FPGA. This means FPGA floorplanning tools will
soon be extremely important. (In an invited talk at ICCAD-2003, Dr. Salil Rajie clearly
articulated the importance of the FPGA floorplanning problem as one of the multi-million
gate FPGA physical design challenges [33].) A traditional FPGA design cycle consists of
logical optimization [34], technology mapping [35], placement [36] and routing [37]; Fig. 3.1
shows the new FPGA design cycle with partitioning and floorplanning. ASIC partitioning
algorithms [38] can be applied in the new FPGA design cycle. Due to the heterogeneous
logic and routing resources on an FPGA, FPGA floorplanning is very different from the
traditional floorplanning for ASICs. As a result, although there are many algorithms in the
literature for the ASIC floorplanning [4, 6–8], these algorithms cannot be used for FPGA
designs. There are also some previous papers [9] on FPGA floorplanning, but all of them
are targeted for older generations of FPGAs consisting only of CLBs (without RAM and
multiplier blocks) where traditional ASIC floorplanning algorithms can be easily applied to
solve the problem.
Our work is based on the following general FPGA architecture: An FPGA chip consists
of columns of Configurable Logic Blocks (CLB), with column pairs of RAM s and multipliers
interleaved between them. Xilinx [39] Spartan3 family and Vertex-II family conform to this
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Figure 3.2: A simple FPGA chip
architecture. For example, XC3S5000 (largest chip of the Spartan3 family) consists of 80
columns of CLBs, with four column pairs of RAM s and multipliers interleaved between
CLBs. In the rest of this chapter, we will use a small FPGA chip as shown in Fig. 3.2 to
illustrate the main ideas of our algorithm.
We presents the first FPGA floorplanning algorithm targeted for FPGAs with heteroge-
neous resources (e.g., Xilinx’s Spartan3 chips consisting of columns of CLBs, RAM blocks,
and multiplier blocks). Our algorithm can generate floorplans for Xilinx’s XC3S5000 archi-
tecture in a few minutes. The algorithm is based on a non-trivial extension of the Stockmeyer
floorplan optimization algorithm [10]. We use slicing structure [4] to represent floorplans,
and develop an efficient algorithm that can find the optimal realization for a particular slic-
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Figure 3.3: (a) Example floorplan and its (b) slicing tree
ing structure. In this thesis, we also discuss how to reduce the space complexity and how to
assign irregular shapes to modules.
This chapter is organized as follows. In section 3.2, we define the FPGA floorplanning
problem. In section 3.3, we propose our algorithm. In section 3.4, we present how to compact
and postprocess realizations. Section 4.5 presents our experimental results.
3.2 Problem Description
Assume we are given a set of modules, each of them having an associated resource requirement
vector φ = (n1, n2, n3), which means this module requires n1 CLBs, n2 RAMs, and n3
multipliers. The FPGA floorplanning problem is to place modules on the chip so that each
region assigned to a module satisfies its resource requirements, regions for different modules
do not overlap with each other, and a given cost function is optimized.
For example, we have 6 modules, and their resource requirement vectors are φ1 =
(12, 2, 1), φ2 = (30, 4, 4), φ3 = (15, 1, 1), φ4 = (24, 4, 4), φ5 = (18, 2, 2), φ6 = (30, 2, 2).
Fig. 3.3(a) is a feasible floorplan for these modules.
Actually, the floorplan in Fig. 3.3(a) shows a slicing structure [4]. Our algorithm uses
slicing trees as representation method. A slicing floorplan is a rectangular floorplan with n
basic rectangles that can be obtained by recursively cutting a rectangle into smaller rectan-
gles. A slicing floorplan can be represented by an oriented rooted binary tree, called a slicing
tree (see Fig. 3.3(b)). Each internal node of the tree is labelled either v or h, corresponding
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to either a vertical or a horizontal cut respectively. Each leaf corresponds to a basic rectangle
and is labelled by the name of the module. We can use a Polish expression [23] to encode
this tree, and the evaluation of this expression can be done in linear time for a traditional
floorplanning problem.
In order to make our illustration easier, we would like to employ a coordinate system on
the chip. In Fig. 3.2, the vertical unit of the coordinate system is the height of a CLB, while
the horizontal unit is the width of a CLB. The lower left CLB has coordinates (0, 0), the
lower left RAM spans coordinates (1, 0) through (1, 2), and the lower left multiplier spans
coordinates (2, 0) through (2, 2). Let H and W denote the height and the width of the chip
respectively. In the rest of this thesis, when we say that (x, y) is a coordinate on the chip,
we always mean that x, y are integers and 0 ≤ x < W, 0 ≤ y < H.
A rectangle r = (x, y, w, h) on the chip is characterized by its lower left coordinate (x, y),
its width w and its height h. x(r), y(r), w(r), h(r) denote the corresponding fields of r. In
Fig. 3.3(a), the rectangle labelled 1 is r1 = (0, 0, 4, 6). Given a rectangle r, we use φr to
denote the resource vector associated with r, for example φr1 = (12, 2, 2). Let R denote the
set of all possible rectangles on the chip. Given a rectangle r ∈ R, x(r) + w(r) ≤ W and
y(r) + h(r) ≤ H.
We need several definitions first before we can continue.
Definition 1 Resource vectors comparison: Given two resource vectors φ = (n1, n2, n3)
and φ′ = (n′1, n
′
2, n
′
3), the inequality φ ≤ φ′ holds iff n1 ≤ n′1 ∧ n2 ≤ n′2 ∧ n3 ≤ n′3.
Definition 2 Given a module θ with a resource requirement vector φ, the realization set of
θ is Rθ = {r | r ∈ R, φ ≤ φr}.
Definition 3 Given two rectangles r1 = (x, y, w1, h1) and r2 = (x, y, w2, h2), r1 dominates
r2(r1 ≺ r2) iff w1 ≤ w2 ∧ h1 ≤ h2.
Intuitively, realization set Rθ is the set of rectangular regions that satisfy the resource
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Figure 3.4: Irreducible realization lists
requirement of module θ. r1 dominating r2 means r2 is redundant. Obviously, there are
many redundant realizations in Rθ, so we introduce the following notation.
Definition 4 Irreducible Realization List(IRL) for module θ starting from coordinate (x, y)
is defined as L(θ, x, y) = {r | r ∈ Rθ, x(r) = x ∧ y(r) = y, and no other r′ ∈ Rθ dominates
r}.
IRLs of a module are different for different starting points. For example, assume that
φ = (12, 1, 1) is the resource requirement vector of module θ. Its IRLs starting from (4, 1) and
(10, 0) are L(θ, 4, 1) = {(4, 1, 4, 6), (4, 1, 5, 5)} and L(θ, 10, 0) = {(10, 0, 3, 12), (10, 0, 4, 6),
(10, 0, 5, 4), (10, 0, 6, 3)} (see Fig. 3.4). We can see from this example that there is a funda-
mental difference between the FPGA floorplanning problem and the traditional floorplanning
problem.
By definition, any two realizations in an IRL can’t dominate each other. If we sort the
list according to h(r) from high to low, then w(r) must be sorted from low to high. An IRL
is always sorted this way in the rest of this thesis. We have the following lemma regarding
IRLs:
Lemma 2 Assume we are given a module θ and a rectangle r = (x, y, w, h) ∈ Rθ. If x′ ≤ x
and y′ ≤ y, then there is a rectangle r′ ∈ L(θ, x′, y′), such that x(r′) + w(r′) ≤ x(r) + w(r)
and y(r′) + h(r′) ≤ y(r) + h(r) (see Fig. 3.5).
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3.3 FPGA Floorplan Algorithm
Roughly speaking, we use slicing trees to represent an FPGA floorplan and perturb slicing
trees under the control of simulated annealing using the method presented in the previous
chapter. Given a slicing tree, we calculate IRLs of each node from leaves to the root. Then
we check IRLs of the root. If there is a realization r ∈ L(root, 0, 0) satisfying w(r) ≤ W and
h(r) ≤ H, we find a feasible solution for the FPGA floorplanning problem.
Now, we are extending the definition of IRL to include tree nodes. Given two rectangles
r1 = (x1, y1, w1, h1) and r2 = (x2, y2, w2, h2), the bounding rectangle of r1 and r2 is a rectangle
r = (x, y, w, h), where x = min{x1, x2}, y = min{y1, y2}, w = max{w1 + x1, w2 + x2} − x
and h = max{h1 + y1, h2 + y2} − y. Given a tree node u, if u represents a module θ,
Ru = Rθ. If u is an internal node, let v, q be the left and the right child of u. If u is
vertical, Ru consists of all bounding rectangles of r1 ∈ Rv and r2 ∈ Rq, where r1 is to
the left side of r2; if u is horizontal, Ru consists of all bounding rectangles of r1 ∈ Rv and
r2 ∈ Rq, where r1 is below r2. The irreducible realization list for a tree node u is defined as
L(u, x, y) = {r | r ∈ Ru, x(r) = x ∧ y(r) = y, and no other r′ ∈ Ru dominates r}.
In the next subsection, we will talk about how to compute IRLs of a node efficiently if
we know IRLs of its children. Then we will present how to reduce the space complexity. In
the third subsection, we present formal algorithms. Finally, we introduce our cost function
and some implementation details that can improve the performance.
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3.3.1 Computing Irreducible Realization Lists
It is obvious that we only need to calculate IRLs once for basic modules. We precompute
them at the beginning of simulated annealing. Experiments show that this part only takes
a very small amount of runtime.
As we have said, we calculate IRLs for each node from leaves to the root. Let u denote
an internal node which has a vertical cut, v and q denote the left and the right child of node
u. We have the following lemma:
Lemma 3 If r ∈ L(u, x, y), then there exist r1, r2 such that r1 ∈ L(v, x, y), r2 ∈ L(q, x +
w(r1), y), and r is an bounding rectangle of r1 and r2.
Proof:
Assume r = (x, y, w, h) is an bounding rectangle of realizations r1 = (x1, y1, w1, h1) ∈
L(v, x1, y1) and r2 = (x2, y2, w2, h2) ∈ L(q, x2, y2) that do not satisfy the lemma. We prove
that there exist r′1 and r
′
2 that satisfy the lemma and have r as their bounding rectangle.
There are six combinations of r1, r2 to generate r as shown in Fig. 3.6.
First we consider case (a) where x = x1, y = y2. Because r1 is a realization for v, we
know by Lemma 1 that there must exist a realization r′1 = (x, y, w
′, h′) ∈ L(v, x, y), w′ ≤ w1,
and y + h′ ≤ y1 + h1. Now it is true that r′2 = (x + w′, y, w − w′, h) ∈ L(q, x + w′, y), or
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Figure 3.7: Redundant combinations
r ∈ L(u, x, y) will be a contradiction.
The correctness of the other 5 cases can be proved in a similar way. 2
This lemma tells us that a realization r ∈ L(u, x, y) of an internal node u can be generated
by two horizontally aligned realizations of its children and there is no horizontal gap between
them. With this lemma, we know that it is enough to combine every realization r ∈ L(v, x, y)
with realizations of L(q, x + w(r), y) to generate L(u, x, y). The heights of realizations in
an IRL are sorted from high to low; their widths are sorted from low to high. Assume
L(v, x, y) = {r1, r2, . . . , rs} is sorted as expected. When we combine a realization ri with
realizations of q, we do not need to consider all combinations. For those realizations of
q with heights not larger than h(ri), we only need to consider the highest one to get a
minimum width (Fig. 3.7(a)). We also do not need to combine ri with a realization r
′ of q if
h(r′) ≥ h(ri−1)1. Let’s refer to Fig. 3.7(b). We can see from the figure that if h(r′) ≥ h(ri−1),
there must exist a realization r′1 ∈ L(q, x+ w(ri−1), y) by Lemma 2, such that h(r′1) ≤ h(r′)
and w(ri−1) + w(r′1) ≤ w(ri) + w(r′), which means the bounding rectangle of ri−1 and r′1
dominates that of ri and r
′. So we do not need to consider those realizations of the right
child with heights no less than h(ri−1). Let l denote max{H,W}. With the above analysis,
we can prove the following theorem.
Theorem 3 For an internal node u, and a coordinate (x, y), L(u, x, y) can be constructed
1Assume h(r0) = H + 1.
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in O(l log l) runtime.
Proof:
We follow the notations we use in the above paragraph in this proof, such as v, q are the
left and the right child of u.
First we consider the case in which u is a vertically sliced node. When we combine ri with
realizations of q, we get a set of realizations with heights between h(ri)(may be inclusive)
and h(ri−1)(exclusive). For each i, we first find the highest realization r′ ∈ L(q, x+w(ri), y)
with height not larger than h(ri), then we scan L(q, x + w(ri), y) in reverse order until we
reach a realization with height not less than h(ri−1). During this time, we scan at most
h(ri−1) − h(ri) realizations. We can design a data structure so that find operation costs
O(logH)(the length of the list is at most H), and single scan operation costs O(1), so the
runtime for generating L(u, x, y) is
1∑
i=s
O(h(ri−1)− h(ri) + logH)
= O(h(r0)− h(rs) + s logH)
= O(l log l)
For horizontally sliced node, we have a similar proof. 2
Figure 3.8: Pattern of Fig. 3.2
3.3.2 Taking Advantage of Repetition
If we implement the previous algorithm directly on the chip, finding IRLs for every coordinate
will make the space complexity formidable. Fortunately, real FPGA chips are very regular.
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Figure 3.9: Example for Observation 2
Each chip is a repetition of a basic pattern. Consider the example chip in Fig. 3.2, of
which basic pattern is shown in Fig. 3.8. It turns out that slicing can gracefully utilize this
repetition property, and we only need to perform computation on the pattern instead of the
whole chip. This is the most important reason that we use slicing in our algorithm.
Let hp and wp denote the height and the width of the pattern. We have the following
observations.
Observation 1 Given a module θ and its two irreducible realization lists L1 = L(θ, x1, y1),L2 =
L(θ, x2, y2) where x2 = x1 + n1 ∗ wp, y2 = y1 + n2 ∗ hp, n1 and n2 are two integers2.
r1 ∈ L1, r2 ∈ L2, we have w(r1) = w(r2)⇐⇒ h(r1) = h(r2).
Assume (x1, y1) and (x2, y2) map to the same coordinate on the pattern, and r1 ∈
L(θ, x1, y1), r2 ∈ L(θ, x2, y2), then r1 and r2 have the same shape if w(r1) = w(r2) or
h(r1) = h(r2). Given a realization r, h(r) ≤ H−y(r) and w(r) ≤ W−x(r). Let S(L) denote
the shape set of L, S(L) = {(w(r), h(r)) | r ∈ L}. Together with the above observation, we
have:
Observation 2 Given a module θ, two points (x1, y1) and (x2, y2) where x2 = x1 + n1 ∗
wp, y2 = y1 + n2 ∗ hp, n1 ≥ 0 and n2 ≥ 0 are two integers, then it must be the case that
S(L(θ, x2, y2)) ⊆ S(L(θ, x1, y1))
2(x1, y1), (x2, y2) map to the same coordinates on the pattern.
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Algorithm 5: Get Realization List V
Input: u : a tree node;
x, y : the point on the pattern
begin
L(u, x, y)← ø /*initially empty*/
lv ← L(v, x, y)
len ←| lv | /*length of lv*/
for i = len downto 1 do
xq ← (x+ w(lv[i])) mod wp
Let lq be L(q, xq, y)
if i= 1 then
upperheight ← α ∗H + 1
else
upperheight ← h(lv[i− 1])
find j, satisfying h(lq[j]) ≤ h(lv[i]) and h(lq[j − 1] > h(lv[i])
while j ≥ 1 and h(lq[j]) < upperheight do
hnew ← max(h(lq[j]), h(lv[i]))
wnew ← w(lq[j]) + w(lv[i])
if L(u, x, y) is empty and wnew < α ∗W or wnew < width of the first
element in L(u, x, y) then
rnew ← (x, y, wnew, hnew)
insert rnew as the first element to L(u, x, y)
j ← j -1
end
end
end
Fig. 3.9 shows an example. In this chip layout, wp = 5 and hp = 3. Given two points
(x1, y1) = (5, 0), (x2, y2) = (10, 6), and a module with resource requirement vector φ =
(12, 1, 1). We know from the figure that S(L(θ, x1, y1)) = {(6, 3), (5, 4), (4, 6), (3, 12)}, and
S(L(θ, x2, y2)) = {(6, 3), (5, 4), (4, 6)}. So S(L(θ, x2, y2)) ⊆ S(L(θ, x1, y1)).
In our algorithm, we calculate an IRL on every coordinate of the pattern for every module.
The widths and heights of these realizations range from 1 to W and 1 to H respectively. We
use IRLs on the pattern to represent those on the chip. Even though this may introduce
some illegal realizations (say x + w > W ), we allow these illegal realizations and pay a
penalty in the objective function.
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Algorithm 6: Evaluate Node
Input: u : a tree node;
if u is a leaf return;
Evaluate Node(u.left);
Evaluate Node(u.right);
foreach point (x, y) on the pattern do
if u is vertically sliced then
Get Realization List V(u,x,y);
else
Get Realization List H(u,x,y);
end
3.3.3 Algorithm
Algorithm 5 computes a realization list for an internal vertically sliced node u. We calculate
IRLs for every point on the pattern separately. This algorithm takes a node u and a point
(x, y) as its input parameters, and calculates the IRL of u starting from (x, y).
In this algorithm, α ≥ 1 is a constant, and we allow solutions with areas as large as
α∗W ∗α∗H as our intermediate solutions. Algorithm Get Realization List H for horizontally
sliced nodes is very similar to Get Realization List V. We can prove the following theorem
with the help of Lemma 3, which tells us that the algorithm can always find the optimal
solution for a slicing structure.
Theorem 4 Given irreducible realization lists of children of a module u, algorithmGet Reali-
zation list V (u, x, y) computes the complete irreducible realization list starting from the
point (x, y) with respect to α for module u.
To evaluate a slicing tree, we apply Algorithm 6 to the root of the tree.
Let l denote max{H,W}, m denote the number of modules, and p denote the number
of points on the pattern, that is p = hpwp. The length of an IRL cannot be longer than αl.
From Theorem 3, the runtime of Get Realization list V is O(αl log(αl)) = O(l log(l)). Since
a slicing tree is a full binary tree, the number of internal nodes is m− 1. For each internal
node, we compute p IRLs, so we have the following theorem.
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Theorem 5 The complexity of evaluating a slicing tree is O(mlp log l), and the algorithm
needs O(mlp) memory space.
3.3.4 Several Implementation Details
We employ following ideas to make our implementation much more efficient.
1. Cost Function
C = αArea+ βRatio Sum+ γWire Length
We consider area as well as wire length in our cost function. In this cost function, the
area is the summation of two parts: the area of the enclosed rectangle of the floorplan,
and the area that is not inside the chip for an illegal floorplan. Wire length also
consists of two parts, internal wire length inside each module and external wire length
between different modules. For external wire length, we use traditional half perimeter
of bounding box method. The internal wire length can be estimated by aspect ratio3
of the corresponding module. A smaller aspect ratio tends to decrease the longest
distance between any two devices inside the module, and this is more prominent for
large modules. The smaller the aspect ratio, the smaller the internal wire length. A
realization rθ of module θ contributes
(
w(rθ)
h(rθ)
+ h(rθ)
w(rθ)
)
∗ w(rθ) ∗ h(rθ) = w2(rθ) + h2(rθ)
to Ratio Sum. So far, we have not considered IOBs in our work. We believe we can
add another term χ to the cost function so that the connections between modules and
IOBs are also optimized. χ =
∑
diIOBi, where di is the distance between module
θi and its nearest boundary of the chip, and IOBi is the number of IOBs module θi
needs. In the cost function, α, β and γ are used to control the relative importance of
Area, Ratio Sum and Wire Length.
2. When we calculate IRLs for basic modules, we only consider those realizations with
3In this thesis, the aspect ratio of a module is the ratio between the larger of width/height and the smaller
one.
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Figure 3.10: An example for irregular realizations
relatively small aspect ratios. This technique can greatly reduce the length of an IRL,
thereby speeding up the runtime.
3. We use a traditional slicing floorplanner to generate a better initial configuration for
simulated annealing. The parameters of the floorplanner have been selected so that the
floorplanner can terminate very fast (for example, the decreasing rate of the tempera-
ture and the number of movements per temperature are set to be small numbers). To
use a traditional floorplanner, every module should have dimensional information. We
generate a squarish rectangle for each module according to resources it needs. Let A
be the total area of the resources of a module. The width of the generated rectangle is
int(
√
A), and the height is int(A/width). By doing this, we can start from a relatively
lower temperature, so that we can save runtime.
3.4 Compaction and Postprocessing
Rectangular realizations may waste resources. A rectangular realization may contain more
resources than needed, so a solvable floorplanning problem may not be solved if we only allow
rectangular realizations. Assume we want to place two modules on the small chip in Fig. 3.10.
The resource requirement vectors of these modules are θ1 = (2, 1, 1) and θ2 = (6, 1, 1). These
two modules can only be placed on the chip if we allow irregular realizations. In this section,
we will describe how to assign a rectilinear realization to a module. The way we deal with
it is compaction and postprocessing.
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Figure 3.11: Update of a contour line
3.4.1 Compaction
After evaluating a slicing tree, we check every realization r ∈ L(root, 0, 0). If w(r) ≤
W ∧ h(r) ≤ H, we find a feasible solution. If only w(r) ≤ W , we compact r vertically using
the following algorithm.
1. Compute the lower left coordinate of every module on the chip according to r.
2. Sort modules according to y value of the lower left coordinate from low to high. Let
module list (θ1, θ2, . . . , θm) be the sorted result.
3. Set contour line C1 to be the lower boundary of the chip.
4. for i = 1 to m do
1. Place module θi on the contour line Ci without changing the x-coordinate of θi.
2. Let Ci+1 be the upper contour line after we place θi on Ci (see Fig. 3.11).
Fig. 3.11 shows that θi is pushed into a concave part of Ci. In our implementation, we
can control how deep a module can be pushed into such a concave.
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3.4.2 Postprocessing
There are several disadvantages of compaction. After compaction, some modules are placed
in bad shapes, and there exists large amount of white space on the top of the chip.
We use a postprocessing technique to fix these problems. Let’s revisit our compaction
algorithm. Just before we compact module θm, all other modules are placed between the
contour line Cm and the lower boundary of the chip, so we can place the last module freely
between Cm and the upper boundary of the chip. We call the upper boundary of the chip
the upper contour line C ′. We use some heuristic method to find a good place between Cm
and C ′ for module θm near the upper contour line, and update the upper contour line C ′
according to the placement of θm. Then we place module θm−1 between Cm−1 and the new
upper contour line C ′. Generalizing this process, we have the following algorithm:
1. Set the upper contour line C ′ to be the upper boundary of the chip.
2. for i = m downto 1 do
a. Use a heuristic method to find a good place for module θi near C
′ between C ′
and Ci.
b. Adjust the upper contour line C ′ according to the placement of the module.
We only invoke this postprocessing when the placement after compaction can fit into
the chip. It is easy to see that if the placement after compaction can fit into the chip,
then the placement after postprocessing can fit into the chip. Experiments show that this
postprocessing really improves module shapes. Of course, this postprocessing does not elim-
inate unoccupied space, but it helps to distribute the unoccupied space evenly on the chip,
which is helpful for routing and heat dissipation. We use the following heuristic to find a
good place for module θi between two contour lines C
′ and Ci. Let Si be the area of θi,
Si = n1s1 + n2s2 + n3s3, where (n1, n2, n3) is the resource requirement vector of θi, and
s1, s2, s3 are the areas of one CLB, RAM, multiplier respectively. Let di =
√
Si. Let C[i]
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Table 3.1: Testing data1. Columns CLB, RAM, Multiplier show the resources needed by
each circuit in terms of percentages of total resources. The column Comp shows the runtime
of our algorithm with compaction.
Name #modules CLB RAM Multiplier Runtime(s)
(%) (%) (%) Slicing Comp
FPGA1 21 72% 88% 86% 59 1
FPGA2 23 72% 84% 84% 27 2
FPGA3 21 80% 75% 75% 30 1
FPGA4 23 81% 73% 73% 16 1
FPGA5 23 83% 81% 81% 63 4
FPGA6 37 94% 75% 75% Fail 173
FPGA7 50 78% 78% 76% 88 28
FPGA8 100 78% 79% 77% 242 40
Table 3.2: Testing data2. All columns have the same meanings as in the previous table.
Name #modules CLB RAM Multiplier Runtime (s)
(%) (%) (%) Slicing Comp
FPGA1 21 72% 88% 86% 100 1
FPGA2 23 72% 84% 84% 30 2
FPGA3 21 80% 75% 75% 218 1
FPGA4 23 81% 73% 73% 194 1
FPGA5 23 83% 81% 81% 166 4
FPGA6 37 94% 75% 75% Fail 173
FPGA7 50 78% 78% 76% 124 28
FPGA8 100 78% 79% 77% 230 40
denote y value of the coordinate on C with x value equaling to i. Given 1 ≤ j ≤ k ≤ W , let
ρ(C, j, k) = min{C[t] | j ≤ t ≤ k}. Our heuristic will try to find 1 ≤ j ≤ k ≤ W such that
|k − j − di| is minimized and the resources in region R(j, k) satisfying the resource require-
ment of θi, R(j, k) = {(xˆ, yˆ) | j ≤ xˆ ≤ k, yˆ ≥ Ci[xˆ], yˆ ≤ C ′[xˆ], yˆ ≤ ρ(C ′, j, k) + λdi}. λ is
used to control the irregularity of the placement. The larger the λ, the more the irregularity.
Then we place module θi on the top of region R(j, k).
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Figure 3.12: Result of a 20-module problem obtained in 88 s.
3.5 Experimental Results
Our experiments were carried out on a desktop with a 2.4 GHz Intel Xeon CPU. The OS
was Red Hat Linux 8.0, and we used g++ to compile our programs. We tested our program
on Xilinx XC3S5000 FPGA, which is the largest FPGA in the Spartan-3 family to date. An
XC3S5000 chip has 8320 CLBs, 104 RAMs, and 104 multipliers. Parameter values of this
FPGA are 104 and 352 for l, p respectively.
The first experiment we had was to divide the XC3S5000 almost evenly into 20 blocks.
There are 20 modules. Sixteen modules need 400 CBLs, 5 RAMs and 5 multipliers each, and
the other 4 modules need 480 CBLs, 6 RAMs, and 6 multipliers each. We run our program
on these 20 modules, and got the result shown by Fig. 3.12 in 88 s. This is a very tight
problem, and our floorplanner is able to reconstruct the floorplan.
We also run our algorithm on 32 testing data. Resource utilizations of these data range
from 70% to 95%. With slicing alone, we solved 24 of them. With compaction and postpro-
cessing, we solved all of them. Some of our test results are shown in Table 3.2. The failure of
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Figure 3.13: Floorplan result of FPGA1 obtained in 59 s.
FPGA6 by slicing alone is due to the large requirement of CLBs. Figure 3.13 is the floorplan
result for 21 modules using slicing alone. The total resources needed by these 21 modules
are 6000 CLBs (72.12% of total CBLs), 91 RAMs (87.5% of total RAMs), and 89 multipliers
(85.58% of total multipliers). It took 59 s to get the result. Figure 3.14 shows a floorplan
with compaction and postprocessing, the unnumbered areas in this figure are empty spaces.
There are no empty spaces shown in Fig. 3.13 because we have distributed them into real-
izations. Even though compaction and postprocessing need additional time to evaluate a
particular slicing tree, the runtime of our algorithm with compaction and postprocessing is
much less than that without compaction. The reason is that simulated annealing experiences
a lot of neighborhood permutations (i.e., slicing tree changes) before the algorithm finds a
feasible solution, and the compaction can greatly decrease the number of such neighborhood
movements because many unfeasible slicing trees (a slicing tree does not correspond to any
feasible solution) may produce a feasible solution after compaction.
The third experiment we performed was to test our algorithm on a set of data generated
from MCNC benchmark suit and one GSRC benchmark (n100a). To generate testing data
44
Table 3.3: Experimental results on data generated from publicly available benchmarks.
WLASIC is the center to center half perimeter wire length of the initial floorplan by our
algorithm, WLFPGA is the center to center half perimeter wire length of the FPGA floorplan.
Name #modules WLASIC WLFPGA Runtime (s)
apte.f 9 2941 2704 343
xerox.f 10 10088 10476 353
hp.f 11 3286 3123 531
ami33.f 33 4060 4114 369
ami49.f 49 14050 15311 585
n100a.f 100 26355 30295 573
from benchmark, we first used a publicly available floorplanner parquet [40], [41]4 to generate
a floorplan for each benchmark data; then we scaled the floorplan so that its bounding box
had the same dimension as that of the FPGA chip. For the scaled rectangular realization of
each module, we calculated the resources it totally contained, then multiplied the number
of each resource by 85% and the result was the number of this resource required by the
current module. The nets of the FPGA data are the same as those of the benchmark data.
Table 3.3 shows the experimental results for this set of data. In the table, WLASIC is the
center to center half perimeter wire length of the initial floorplan by our algorithm, WLFPGA is
the center to center half perimeter wire length of the FPGA floorplan. Even though there is
no meaning to compare WLFPGA with WLASIC, we can still see that each WLFPGA is very close
to the corresponding WLASIC, which means our FPGA floorplanning algorithm produces very
good results, and these results are almost comparable to those generated by a traditional
floorplanner when we treat every module as a hard rectangle. Table 3.4 gives a breakdown
of the total runtime and some statistics for all data. From the table, the compaction and
postprocessing parts take only about 17% of the total runtime on average, while they double
the feasible solution space.
To test the sensitivity of our algorithm with respect to the quality of the initial floorplan
by the traditional algorithm, we performed the fourth experiment. In this experiment, we
4Using a public nonslicing floorplanner avoids the problem of generating data that are biased to our
algorithm.
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Figure 3.14: Floorplan result for FPGA2 with compaction.
varied the number of neighborhood movements and the ratio of temperature decreasing for
the initial floorplanner; as a result, the initial floorplans were different. The data we used
was ami49.f. Table 3.5 shows our experimental results. In this table the field AreaInit is the
area of the initial floorplan, fields WLASIC and WLFPGA have the same meaning as those in
Table 3.3. The remark Random in field Instance means the corresponding initial floorplan
was generated randomly. From the table, we can see that the qualities of initial floorplans
not randomly generated vary a lot, but the difference of qualities of final results is small.5
In most cases, an FPGA floorplan corresponding to an initial floorplan is not feasible, and
we need several neighborhood movements to get a feasible floorplan, which explains why the
quality difference of two final floorplans is not as much as that of their corresponding initial
floorplans. The conclusion is that the algorithm is sensitive to the initial floorplan, but the
quality of the initial floorplan does not affect the quality of our final result too much as long
as the initial floorplan is fairly good (i.e., both the area and the wirelength are not more
than, for example, 20% worse compare to the optimum solution).
5We use wire length as the primary factor of the quality.
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Table 3.4: Statistics for the benchmark data. In this table, TSlicing is the time used by the
slicing part, and TCompaction is the time taken by the compaction abd postprocessing parts.
Ntotal is the total number of slicing structures generated during simulated annealing, Nfeasible
is the number of feasible slicing structures, and Ncompaction is the number of slicing structures
that are feasible after compaction.
Name TSlicing (s) TCompaction (s) Ntotal Nfeasible Ncompaction
apte.f 254 89 34402 15552 21166
xerox.f 278 75 35602 9786 25427
hp.f 404 127 43402 11132 24672
ami33.f 324 45 36502 6193 17128
ami49.f 454 131 45302 9340 16474
n100a.f 562 11 41702 955 1678
Total 2276 478 236912 52958 106545
To the best of our knowledge, there are no FPGA floorplanning tools available for the
heterogeneous resources, even though there are many FPGA placement tools. So we cannot
compare our method with others. The experimental results show that our algorithm is both
efficient and effective, and it can produce a feasible solution in a few minutes for an input
data with reasonable resource requirements. The experimental results also indicate that our
algorithm works very well on large data. (In a floorplanning problem, the number of modules
is far less than 100 in most cases.) Actually, the scalability of our algorithm is guaranteed
by Theorem 5, since the runtime is linear to the number of modules.
47
Table 3.5: Experimental results for sensitivity of our algorithm with respect to the quality
of the initial floorplan. We use ami49.f in this experiment. In this table, AreaInit is the area
of the initial floorplan. WLASIC and WLFPGA are the same as those of table 3.3. The remark
Random in Instance field means the corresponding initial floorplan was generated randomly.
Instance AreaInit WLASIC WLFPGA
1 7302 13498 15928
2 7056 11451 15711
3 7421 13202 15555
4 6562 11116 15655
5 6502 12007 15643
6 7354 14050 15311
7 (Random) 34761 46438 18780
8 (Random) 39782 53542 Fail
9 (Random) 50396 51949 Fail
10 (Random) 45414 53483 19500
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Chapter 4
Input Vector Generation Algorithm
for Leakage Reduction
4.1 Introduction
CMOS technology scaling is the main force that drives the semiconductor industry. Together
with the power supply voltage scaling, chip performance is substantially improved while
power consumption remains to be reasonable. However, to maintain high performance with
lower supply voltage, transistor threshold voltage also needs to be scaled down. Lowering
threshold voltage increases the leakage current of the device exponentially. It is reported
that 25% total energy is dissipated by leakage current in 90nm Itanium processor core [11].
Leakage reduction techniques have been proposed previously on device, circuit and system
levels. Dual threshold voltage (Vt) transistors [12] and body biasing [42] techniques change
threshold voltage, and reduce leakage effectively. However, these techniques need process
changes. Meanwhile, stack transistors can reduce leakage effectively. Two-transistor stack
can reduce leakage by an order of magnitude, comparing to the single transistor [43]. Based
on this theory, sleeping transistor [13] and gated-Vdd [44] techniques were introduced to
reduce the leakage power.
Input vector control (IVC) is another way to efficiently reduce leakage power [14,43,45].
Given a circuit, an optimal input vector exists to minimize the leakage current for this
circuit. However, finding such an optimal input vector is NP-hard [15]. For large circuits
with deep levels, IVC becomes less effective because the controllability of internal nodes is
lower. Gate replacement technique can be used to improve the controllability. It can also
be used to further reduce leakage.
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Most of the proposed heuristics for IVC become slow for large circuits. The fastest
implementation is O(n2) in [45], where n is the number of gates in the circuit. Considering
gate replacement, the computation complexity increases further. Existing methods for gate
replacement is formulated assuming the input vector is known, and gate replacement is
carried out after input vector generation. However, these two techniques actively interact
with each other. Without consideration of the interaction, the leakage reduction results are
obviously not optimal.
In this chapter, we present an O(n) algorithm to solve the IVC and gate replacement
problems simultaneously. A dynamic programming based-algorithm is used for making fast
evaluation on input vectors, as well as replacing gates. Our contributions can be summarized
as follows:
• We propose a link-deletion based decomposition method for circuits, which is much
more effective for leakage reduction than previous tree decomposition algorithm.
• We propose a linear time dynamic programming algorithm producing the optimum
input vector with simultaneous gate replacement for tree circuits.
• We propose an iterative method that can produce the low leakage input vector and
gate replacement solution for a circuit very fast.
• Our algorithm is 11 times faster than the pervious fastest algorithm for input vector
generation [45] on average. In [45], gate replacement was not considered.
• Our algorithm produces better results than the previous state-of-the-art IVC algorithm
with gate replacement [16] with several orders of magnitude speedup in runtime.
In section 4.2, we will briefly review the existing methods to solve the IVC problem and
the current approach for gate replacement. Section 4.3 presents our fast leakage reduction
heuristic with simultaneous gate replacement. The results are shown in Section 4.4.
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Table 4.1: Leakage current of an NAND2 gate. Data obtained by simulation in Cadence
Spectre using 0.18µm process.
INPUT Leakage (nA)
00 37.84
01 100.30
10 95.17
11 454.50
4.2 Preliminaries and Related Works
4.2.1 Input Vector Control
Input vector control (IVC) methods were first proposed in [14, 43]. This technique is based
on the observation that the leakage current in a CMOS logic gate is dependent on the gate
input state (see table 4.1 [16]). However, given a circuit, it is NP-hard to find a vector that
minimizes the leakage [15]. Both SAT-based algorithm [46] and integer linear programming
based algorithm [47] were proposed previously. However, these techniques are not practical
for large circuits. A random search algorithm was proposed by Halter and Najm [14], in
which randomly chosen vectors were applied to the circuit and the vector which gave the least
observed leakage value was reported. It was reported that a random search over 10000 vectors
gave us over 99% confidence that less than 0.5% of the vector population would have a leakage
lower than the minimum leakage value observed from the random search [14, 45]. In [48],
min-cut algorithms were used to partition the circuits, then pseudo boolean enumeration
was used to find input vectors for small blocks. An O(n2) algorithm was proposed in [45].
Based on the controllability idea from the circuit testing, it was able to get a result very
close to an extensive random search method with much lower computational cost compared
to other proposed methods.
In [16], a genetic algorithm was proposed to find the input vector with gate replacement.
This algorithm is carried out in the following steps. Firstly, the circuit is decomposed into
tree circuits; secondly, a dynamic programming algorithm is applied to every tree circuit
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followed by a heuristic gate replacement algorithm; finally, the tree circuits are connected by
a genetic algorithm. The tree decomposition method used in this algorithm decomposes the
circuit into a large number of small trees, which makes the dynamic programming algorithm
less effective comparing to the genetic algorithm. This algorithm requires long runtime for
large circuits due to the nature of the genetic algorithm. For example, its average runtime
on the ten largest combinational MCNC91 circuits is 1879 seconds. These ten circuits are
not actually very large, and the largest circuit has only four thousand gates. So the genetic
algorithm is not scalable to large circuits with multiple millions of gates.
4.2.2 Gate Replacement
When paths in circuits become deeper, the IVC techniques become less effective because
gates with deep levels are harder to be affected by the input vector. One way to solve this
problem is the internal signal control method proposed in [49]. With a small delay overhead,
it can reduce more leakage current. This method modified gates using the stack transistor
idea. It was assumed that every gate could be modified to insert a control. Together with
its SAT-based algorithm for input vector generation, it could be very expensive to solve the
problem for a large circuit.
Internal signal control method needs to modify gates. On the other hand, [16] reduced
gate leakages by gate replacement only using gates available in the library. In [16], an
optimum input vector was first produced by a dynamic programming algorithm, followed by
a heuristic gate replacement algorithm. However, this separation of input vector generation
and gate replacement is not able to produce an optimum solution because the output of a
gate may be changed after replacement (in figure 4.1, G∗ outputs 1 when Sleep=1), which
changes the leakage currents of gates it fans out to. In our work, these two methods are
considered simultaneously through a dynamic programming-based technique. The advantage
of our method is that we are able to find the minimum leakage input vector for tree circuits
with simultaneous gate replacement. For general circuits, we are able to achieve better
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Figure 4.1: Gate replacement example.
leakage reduction results compared to the separate approach as used in [16].
The gate replacement technique is to replace a gate G(~x) by another gate G˜(~x, Sleep)
where ~x is the input vector at G, such that [16]
1. G˜(~x, 0) = G(~x) when the circuit is active (Sleep = 0);
2. G˜(~x, 1) has less leakage than G(~x) when the circuit is in the standby mode (Sleep = 1).
Figure 4.1 shows how to replace an NAND2 gate. According to the leakage data, the
leakage of NAND2 with the vector 11 is 454.50nA, and it is reduced to 94.87nA after the
NAND2 gate is replaced by an NAND3 gate.
Algorithm 7: Overall algorithm
Input: {G1, . . . , Gn} : a circuit with n gates;
Iterations : the number of iterations to run;
Output: ~Vopt : an input vector producing small leakage;
Convert the circuit into trees;
Assign initial values to dangling inputs;
for i = 1 to Iterations do
Perform dynamic programming algorithm for each tree;
Adjust the dangling assignment;
CheckOscillations;
if solutions converge then
break;
end
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Figure 4.2: Step by step illustration of our algorithm on the circuit C17. Figure (a) is the original
C17 circuit; figure (b) is the tree circuits after deleting some connections between P1 andG0, G1 and
G3, G2 and G5; in figure (c), we assign value 0, 1 and 1 to dangling inputs of gates G0, G3 and G5
respectively; figure (d) shows the current optimum input vector (0, 0, 0, 1, 1) and the corresponding
gate outputs; in figure (e), the dangling assignment have been changed to 0, 1 and 0 for gate G0, G3
and G5 respectively; figure (f) shows the new best input vector (0, 0, 0, 1, 0), which is the optimum
input vector of circuit C17.
4.3 Simultaneous Input Vector Generation with Gate
Replacement
In this section, we present our algorithm of simultaneous input vector generation with gate
replacement. Several key techniques are used, such as link-deletion, dangling input assign-
ment, dynamic programming, and oscillation checking. Algorithm 7 is a global overview of
our algorithm. In the beginning, the circuit is transformed into large trees. This transfor-
mation is made by deleting connections among gates until every gate fans out to at most
one other gate. Removing connections in a circuit obviously creates many dangling inputs
(a dangling input of a gate is the non primary input which has no fanin gate). In the second
step, we assign initial values to these dangling inputs1. The value of a dangling input is
always equal to the estimated output value of its fanin gate before deleting the connections.
1Hereafter, a value assignment of all dangling inputs is abbreviated as a dangling assignment.
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For example, if the estimated output of gate G1 is 1 in figure 4.2.(b), the value of the dan-
gling input of G3 is 1. Then we iteratively perform the dynamic programming algorithm
on the trees we created. Each iteration computes the best input vector with regard to the
current dangling assignment. The best input vector of the current iteration is used to update
the dangling assignment for the next iteration. During each iteration, we check whether the
input vectors computed by different iterations oscillate, and resolve this problem if it hap-
pens. When two consecutive iterations produce the same best input vector, the algorithm
converges, and terminates. The details will be presented in the following subsections.
4.3.1 An Example
Figure 4.2 provides an example of running our algorithm on a simple MCNC91 benchmark
circuit C17 (figure 4.2.(a)). In the first step, we transform the circuit into trees by temporally
deleting connections between P1 and G0, G1 and G3, G2 and G5 (figure 4.2.(b)). After
deletion, gates G0, G3 and G5 have dangling inputs. In the second step, we assign values 0, 1
and 1 to the dangling inputs of gates G0, G3 and G5 respectively (figure 4.2.(c)). Since the
circuit has been transformed into trees, we can apply a dynamic programming algorithm to
determine its minimum leakage and the corresponding input vector (figure 4.2.(d)). With
this input vector, we are able to evaluate all the gates, and calculate their outputs. We use
the outputs of gates to update values of dangling inputs for next iteration. In figure 4.2.(e),
the values of dangling inputs of gates G0, G3 and G5 have been changed to 0, 1 and 0
respectively. With the new dangling assignment, we run the algorithm another time, and
get the new best input vector (figure 4.2.(f)). This new input vector produces the same
dangling assignment as the previous iteration, and the algorithm converges and terminates.
The input vector calculated by our algorithm in this example happens to be the optimum
solution for the circuit C17.
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4.3.2 Link Deletion
At the beginning of our algorithm, we transform the given circuit into trees by deleting
connections between gates so that every gate fans out to at most one other gate. If a gate
G fans out to k other gates G1 . . . Gk, we pick a best gate Gi according to some heuristic
rules, and delete connections between all the other k − 1 gates and G. The heuristic rules
determining whether Gi is better than Gj are presented as follows:
• If the longest path between Gi and one primary output (denoted as LP (i)) is longer
than that of Gj, Gi is better than Gj. The intuition behind this rule is that the longer
the path, the larger the number of gates affected by this gate, and it is more accurate
to remain the connections between this gate and its inputs.
• If LP (i) = LP (j) and gate Gi fans out to more gates than Gj does, then Gi is better
than Gj.
• Otherwise, we make a random decision.
In figure 4.2.(a), G1 fans out to both G2 and G3. LP (2) = LP (3) = 2, but G2 has two
fanouts (G4 and G5), while G3 has only one, so we delete the connection between G1 and
G3 (figure 4.2.(b)).
Note that our link-deletion based transformation is different from the tree decomposition
method in [16], in which every gate with multiple fanouts is the root of a decomposed tree.
Their method produces a large number of trees, and the size of each tree is very small. In our
algorithm, only the primary outputs of the circuit are the roots of trees. Small number of
gates in a tree makes the dynamic programming algorithm on trees very ineffective, because
the interactions among trees are more important in this case. In [16], the average number
of gates in a tree for the benchmark circuits is 6, while our number is 72.
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4.3.3 Initial Dangling Assignment
In our algorithm, the value of a dangling input is always equal to the output of the corre-
sponding fanin gate in the original circuit. We design three heuristics to estimate the gate
outputs at the beginning of our algorithm.
• Random assignment. We randomly assign a value as the output of a gate.
• Probability estimation. In this method, we assume the occurrence of every input
combination of a gate has the same probability. With this assumption, we are able
to calculate the probabilities of the different output values of a gate. For example, in
figure 4.2, the gate G1 is an NAND gate, and the probability of producing 1 is 0.75,
which is larger than that of the value 0. So, the estimated output of G1 is 1.
• Minimum leakage estimation. In this method, we apply the dynamic programming
algorithm to the unconverted DAG circuit. The difference here is that a gate G may
fan out to multiple gates G1 . . . Gk, and these gates may require different input values
from G. In this case, we count the number n1 of gates requiring the value 1, and the
number n0 of gates requiring the value 0, then compare n1 with n0. If n1 > n0, the
output of G is set to the value 1. If n1 < n0, the output of G is set to the value 0. If
there is a tie, we make a random assignment.
Our experiments indicated that the last method is better than the other two. So we
present our experimental results using the third heuristic.
4.3.4 Optimum Algorithm for Tree Circuits with Simultaneous
Gate Replacement
Given a tree circuit, the dynamic programming algorithm is able to find the input vector
that produces the minimum leakage. In the algorithm, the gates are sorted topologically,
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Algorithm 8: Algorithm producing optimum input vector with gate replacement for
a tree circuit
Input: {G1, . . . , Gn} : gates in the tree circuit sorted
topologically
doRep : replace gate when doRep = 1
valveRep : control gate replacement
Output: ~Vopt : optimum input vector
~R : replace gate Gi if ~Ri = 1
Local: N(i), I(i, j), Out(i, ~x), OutR(i, ~x), L(i, ~x),
LR(i, ~x), Rep(i, z), LK(i, z), ~V (i, z) (see table 4.2)
begin8.1
for i = 1 to n do8.2
if Gi is a primary input then8.3
LK(i, 0) = 0 ; ~V (i, 0) = 0;8.4
LK(i, 1) = 0 ; ~V (i, 1) = 1;8.5
continue;8.6
for each valid input combination ~x of Gi do8.7
LK =
∑N(i)
j=1 LK(I(i, j), ~xj);8.8
z = Out(i, ~x);8.9
if L(i, ~x) + LK < LK(i, z) then8.10
LK(i, z) = L(i, ~x) + LK;8.11
~V (i, z) = ∪N(i)j=1 ~V (I(i, j), ~xj);8.12
Rep(i, z)=No;8.13
if doRep and LR(i, ~x)× valveRep < L(i, ~x) then8.14
z = OutR(i, ~x);8.15
if LR(i, ~x) + LK < LK(i, z) then8.16
LK(i, z) = LR(i, ~x) + LK;8.17
~V (i, z) = ∪N(i)j=1 ~V (I(i, j), ~xj);8.18
Rep(i, z)=Yes;8.19
end8.20
end8.21
if LK(n, 0) > LK(n, 1) then8.22
~Vopt = ~V (n, 0);8.23
else8.24
~Vopt = ~V (n, 1);8.25
end8.26
Calculate ~R in reverse topological order;8.27
end8.28
58
Table 4.2: Local variables in algorithm 8
Variable Definition
N(i) the number of inputs of gate Gi
I(i, j) the jth input of gate Gi
Out(i, ~x) the output of gate Gi with its local input
vector ~x
OutR(i, ~x) the output of gate Gi with its local input
vector ~x when Gi is replaced
L(i, ~x) the leakage current of gate Gi with its local
input vector ~x
LR(i, ~x) the leakage of the replaced gate of Gi with
local input vector ~x
Rep(i, z) indicate whether to replace gate Gi when its
output is z
LK(i, z) minimum total leakage of the subtree rooted
at gate Gi when its output is z
~V (i, z) the input vector producing LK(i, z)
~xj the value of the jth bit of vector ~x
and evaluated one by one according to this order. Whenever we evaluate a gate G, we
consider all combinations of its input values and find the minimum leakage LK(G, 0) of the
subtree rooted at the gate G when G’s output is 0, the minimum leakage LK(G, 1) of the
same subtree when G’s output is 1, and the corresponding optimum input vectors. After
evaluating all gates, we are able to find the minimum leakage of the tree and the optimum
input vector. This part is the same as that used in [16].
We extend the algorithm so that it produces the optimum input vector for a tree circuit
when we also carry out simultaneous gate replacement. The details of our algorithm are
presented in algorithm 8. Table 4.2 explains local variables used in our algorithm. In
line 8, LK is the minimum total leakage of subtrees rooted at the inputs of gate Gi, and
LK(I(i, j), ~xj) is the minimum leakage of the subtree rooted at the jth input of gate Gi;
in line 12, the input vector producing the minimum leakage for subtree rooted at the gate
Gi is generated by combining the input vectors of Gi’s fanin trees. In the algorithm, the
variable valveRep is used to control the area and delay of the final circuit. Replacing gates
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increases the area and delay because a gate is always replaced by another gate with more
transistors. The larger the variable valveRep, the smaller the number of gates replaced, thus
the smaller the area and delay overhead due to gate replacement. When doRep = 0, the
algorithm is able to produce minimum leakage vector without considering gate replacement;
when the line 14 is removed, our algorithm produces the minimum leakage vector for a tree
circuit with gate replacement. The details of the optimality are provided by the following
theorems.
Theorem 6 For any gate Gi (1 ≤ i ≤ n) and z ∈ {0, 1}, let Ni denote the number of
inputs of Gi, and Ggj (1 ≤ j ≤ Ni) denote the jth fanin gate of Gi. If we do not consider
gate replacement, there must exist an input vector ~x of Gi such that Gi outputs z with input
vector ~x and LK(i, z) = L(i, ~x) +
∑Ni
j=1 LK(gj, ~xj), where ~xj is the value of the jth bit of ~x.
Proof:
For gate Gi and its desired output value z, there must exist an input vector ~x such that
the total leakage of the subtree rooted at Gi is minimized and Gi outputs z with input
vector ~x. The total leakage of the subtree rooted at Gi is the summation of the leakage of
Gi itself and the total leakages of all the subtrees rooted at fanin gates of Gi, it is obvious
that LK(i, z) = L(i, ~x) +
∑Ni
j=1 LK(gj, ~xj).
With this theorem, we directly have the following corollary.
Corollary 7 When the gate replacement is ignored (doRep = 0), algorithm 8 produces the
minimum leakage vector for a tree circuit.
In case of considering gate replacement, we have the following results which are similar
to Theorem 6 and Corollary 7.
Theorem 8 For any gate Gi (1 ≤ i ≤ n) and z ∈ {0, 1}, let Ni denote the number of
inputs of Gi, and Ggj (1 ≤ j ≤ Ni) denote the jth fanin gate of Gi. With simultane-
ous gate replacement, there must exist two input vectors ~x1 and ~x2 such that LK(i, z) =
60
min{L(i, ~x1)+∑Nij=1 LK(gj, ~x1j), LR(i, ~x2)+∑Nij=1 LK(gj, ~x2j)}, Gi outputs z with input vec-
tor ~x1, and the replaced gate of Gi outputs z with input vector ~x2.
Proof:
Follow similar approach as used in Theorem 6.
Corollary 9 Algorithm 8 produces the minimum leakage vector for a tree circuit with si-
multaneous gate replacement when the line 14 is removed.
Since the maximum number of inputs of a gate in a circuit is constant, the number of
combinations of input values of a gate is also constant. It is easy to know that our algorithm
is linear in each iteration. In the algorithm, every gate uses constant number of resources 2,
so the space complexity of the algorithm is also linear to the number of gates. In all, we
have the following theorem considering runtime and space complexity.
Theorem 10 The runtime of algorithm 8 is O(n), and the memory usage is also O(n),
where n is the number of gates in the circuit.
Proof:
In this theorem, we assume that the maximum fanin number of a gate in the technology
library is Nf which is a constant. In algorithm 8, the runtime of lines 8, 12, and 18 is O(Nf ),
and all other lines between line 8 and 19 have unit runtime. The loop starting from the line
7 has at most 2Nf iterations, and the loop starting from the line 2 has n iterations, so the
total runtime is O(Nf2
Nfn). Since Nf is constant, the runtime of the algorithm is O(n). It
is obvious that the space complexity of the algorithm is O(n).
2Note that ~V (i, z) needs linear space, but it exists in our algorithm for the purpose of simplifying the
illustration. In our implement, this vector is only constructed for the root gate at the end of the algorithm
by backtracing the entire tree.
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Figure 4.3: Inverted logic insertion between G0 and G2, G3.
4.3.5 Oscillation
Our algorithm converges and terminates after a few iterations for most cases. Occasionally,
we observe oscillations. The oscillation happens when some input vectors produced by
our algorithm repeat after several iterations. In our algorithm, each dangling assignment
produces an input vector, and each input vector determines a new dangling assignment. The
oscillation happens if and only if the dangling assignments repeat, so we check the oscillation
by checking whether the dangling assignments in two non adjacent iterations repeat.
Let ~D(i) denote the characteristic vector of the dangling assignment in iteration i of
our algorithm, each bit of ~D(i) is the estimated output of a gate with multiple fanouts in
iteration i. The oscillation happens if ~D(i) = ~D(j) for some i + 1 < j (if i + 1 = j, the
algorithm converges). The equation ~D(i) = ~D(j) can be checked efficiently by hashing each
vector into an integer, and comparing the vectors only when their hash values are equal. We
design two heuristics to solve the oscillation problem.
• Inverted logic insertion. In this method, we add inverted logics to the outputs of some
gates. In figure 4.3.(a), gate G0 has output 0, and gates G1, G2 and G3 require 0, 1,
and 1 from gate G0 to achieve smallest leakage values. Figure 4.3.(b) illustrates how to
add an OR gate between gate G0 and its fanouts, so that all requirements are satisfied
3.
The OR gate in this example acts as an inverter when Sleep = 1, and does not change
the functionality of the circuit when Sleep = 0 . In our algorithm, adding an inverted
3If the output of G is 1, we add an AND gate.
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logic to the output of a gate G is equivalent to splitting a tree circuit into two sub tree
circuits: the sub tree rooted at the gate G, and the rest of the original tree circuit.
To avoid excessive area or delay increases due to the inverted logic insertion, we only
add inverted logics to those gates with more than Iv fanouts (Iv is a user controllable
parameter). Inverted logic insertion perturbs the original circuit. Therefore, it helps
to remove the oscillation.
• Dangling assignment perturbation. If ~D(i) = ~D(j) for some i+ 1 < j, we perturb the
assignment of ~D(j) so that our algorithm is able to jump out of the repeating loop. We
compare ~D(j − 1) and ~D(j) bit by bit, and change the bits of ~D(j) that are different
with the corresponding bits of ~D(j − 1). Assume the lth bits of ~D(j)4 and ~D(j − 1)
are different, let n1 =
∑j
k=i+1
~D(k)l, and n0 = j − i − n1. The new value of the lth
bit of ~D(j) is determined as follows : if n0 > n1, ~D(j)l = 0; if n0 < n1, ~D(j)l = 1;
otherwise ~D(j)l is assigned randomly.
Since the second method does not change the circuit, we apply it first. If the oscillation
still exists, we apply the first heuristic.
4.4 Experimental Results
Our experiments are carried out on a SUN Ultra Sparc-10 server, and we use g++ to compile
our programs. We follow the same synthesis flow [50] as in [16] and use the same MCNC91
combinational benchmark circuits [51]. We use the leakage data provided by the authors
of [16]. The purpose of using combinational circuits is for comparison. Our algorithm can
also be used on sequential circuits, and the results on sequential circuits are similar to those
on combinational circuits.
Our results are compared to those of two other algorithms [16, 45]. In [45], the authors
introduced a fast heuristic method to find a good input vector (no gate replacement con-
4Let ~D(j)l denote the lth bits of ~D(j).
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Table 4.3: Comparison with paper [Rao et al. 2003]. In this table, TmSvo is the run-
time savings of our algorithm against the random search; TmSvp is the runtime savings
of [Rao et al. 2003] against the random search; Imprvo is the leakage improvement of our algo-
rithm against random search; Imprvp is the leakage improvement of [Rao et al. 2003] against
random search; Spdup is the runtime speedup of our algorithm against [Rao et al. 2003].
Ckt TmSvo Imprvo TmSvp Imprvp Spdup
C1355 1269 6.47% 161.04 1.15% 7.88
C1908 533 -2.67% 63.15 2.11% 8.43
i10 730 4.54% 35.24 -0.44% 20.7
C2670 824 -0.05% 22.55 0.2% 36.56
C432 566 -3.57% 247.67 -1.49% 2.2
C499 1264 -1.88% 1098.22 0.14% 1.15
i5 919 7.83% 69.83 7.16% 13.16
C5315 809 -0.38% 24.48 -1.87% 33
C6288 1461 0.88% 458.81 2.97% 3.18
C7552 172 -0.94% 34.03 0.72% 5.06
C880 311 -0.68% 134.52 0.68% 2.31
my add 533 1.48% 1318 -1.19% 0.40
average 783 0.92% 305.6 0.845% 11.18
sidered). We skip our gate replacement step (doRep=0 in algorithm 8) to test the runtime
of our input vector generation only. Our experiments indicate that our method is about 11
times faster than their approach, with slightly better leakage reduction. Paper [16] proposed
a divide-and-conquer (DC for short) algorithm with gate replacement, and showed better
results comparing to the previous approaches. We will show that our algorithm is able to
produce better leakage reductions comparing to the DC algorithm with several orders of
magnitude of speedup in runtime.
Table 4.3 shows our comparison data with [45]. In this experiment, we report the speedup
of our algorithm against the random search method over 10000 input vectors for each circuit.
For circuits with less than 13 inputs, we report our results against an exhaustive search
method over the input vector space. All these parameters are the same as what paper [45]
used, so that we have a fair comparison. As we can see from table 4.3, our algorithm runs
11 times faster on average than the heuristic method in [45] on average.
To compare with the DC algorithm in [16], we run our algorithm on 69 MCNC91 bench-
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Table 4.4: Average comparison with paper [Yuan and Qu 2005]. In this table, imprvbest is the
best leakage improvement by our algorithm over random search (by setting valveRep = 1); imprvo
is the leakage improvement of our algorithm over random search with delay and area overhead
control; a inco is the area increase of our algorithm due to gate replacement; timeo is the runtime
of our algorithm on average; imprvp, a incp, and timep fields show the corresponding results for the
DC algorithm in [Yuan and Qu 2005]; the field iteo is the average number of iterations executed by
our algorithm. The row small shows the average results for 26 small circuits; the row large shows
the average results for 43 large circuits; the row average is the average results for all circuits.
imprvbest imprvo a inco timeo(s) iteo imprvp a incp timep(s)
small 34% 25% 7% 0.01 3.38 17% 9% N/A
large 40% 30% 7% 0.10 7.19 24% 7% 510
average 38% 28% 7% 0.07 5.75 21.4% 7.8% N/A
mark circuits provided by the authors of [16]. For 26 small circuits with 22 or fewer primary
inputs, we report our results against the exhaustive search. For 43 large circuits, we report
our results against random search over 10000 input vectors. These parameters are the same
with [16]. The data of the DC algorithm were collected on the same type of machine we use
(SUN Ultra Sparc-10 server). Table 4.4 shows the average results for small circuits, large
circuits, and all of them. For 26 small circuits, our algorithm produces results 8% better
than the DC algorithm; for 43 large circuits, our algorithm produce results 6% better than
the DC algorithm with several orders of magnitude of speedup; for all circuits, our algorithm
outperforms the DC algorithm by 6.6%. The field imprvbest shows the best leakage improve-
ment over random search by setting valveRep = 1 in algorithm 8. As shown in the table, we
can achieve 10% more leakage improvement if we do not control the area and delay overhead.
The average overheads of the area and delay for imprvbest are 18% and 4.4% respectively.
Table 4.4 also indicates that our algorithm normally terminates in a few iterations (6 on
average). Table 4.5 shows comparison results on ten largest combinational benchmark cir-
cuits. For large circuits, our algorithm outperforms the DC algorithm by 14.2% in term of
leakage reduction, and runs 214 to 24488 times faster. We have not shown delays in both
Table 4.4 and Table 4.5 due to space limit. For ten largest circuits, our algorithm with
gate replacement increases critical path delays by 1.38% on average, while the delay penalty
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Table 4.5: Comparison with paper [Yuan and Qu 2005] on ten largest combinational circuits.
All the fields have the same meanings as those of table iv, except the field Speedup, which is the
speedup of algorithm over the DC algorithm.
imprvbest imprvo a inco timeo(s) imprvp a incp timep(s) Speedup
C6288 72% 30% 11% 0.82 8.8% 27.3% 398.7 486
C3540 43% 35.5% 5.8% 0.16 21.3% 2.1% 133.8 836
dalu 52% 42.1% 6.9% 0.11 23.2% 14.2% 194.9 1772
i8 48% 37% 10.8% 0.13 39.4% 6.3% 7591.3 58395
frg2 34% 22% 8.3% 0.07 28.4% 7.4% 176.5 2521
pair 39% 28.4% 4.2% 0.11 17.5% 12% 366 3327
C5315 56% 46% 6.7% 0.24 11.5% 15.1% 534.5 2227
C7552 46% 34.5% 6% 1.09 5.9% 16.1% 726 666
des 56% 44.7% 6.8% 0.40 45.7% 14.2% 8502.6 21257
i10 48% 38.5% 5.3% 0.25 14.3% 6.1% 162.8 651
average 49% 35.87% 7.18% 0.34 21.6% 12.8% 1878.71 9214
reported in [16] is limited by 5%. If the performance is much more important than power
consumption, we can disable gate replacement so that our algorithm does not affect critical
path delays at all.
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Chapter 5
FPGA Technology Mapping
Algorithm for Low Power
5.1 Introduction
Field programmable gate array (FPGA) chips have become increasingly popular throughout
the past decade. The cost pressures, changing requirements, and short design windows for IC
designs favor more and more programmable chip solutions. However, FPGAs are not power
efficient. It is estimated that an FPGA design consumes 10 times more power than a func-
tionally equivalent ASIC design [17]. Many FPGA vendors report that power dissipation is
one of the primary concerns of their customers. At the same time, reducing power consump-
tion lowers packing and cooling costs and improves the circuit reliability. Therefore, it is
very important to consider power when we design CAD algorithms for FPGA applications.
Generally, an FPGA chip consists of programmable logic blocks, programmable intercon-
nections, and programmable I/O pads. The LUT-based FPGA architecture dominates the
existing programmable chip industry, in which the basic programmable logic element is a
K-input lookup table. A K-input LUT (K-LUT) can implement any Boolean functions of
up to K variables. FPGA technology mapping converts a given Boolean circuit into a func-
tionally equivalent network comprised only of LUTs. The technology mapping process has
a significant impact on the area, performance, and power for FPGA designs. In this the-
sis, we present an FPGA technology mapping algorithm targeting both delay and power
minimization.
FPGA technology mapping algorithms can be classified into the following categories:
area minimization algorithms, including Chortle-crf [52] and MIS-pga [53]; delay minimiza-
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tion algorithms, including FlowMap [22] and EdgeMap [54]; area minimization algorithms
under optimum delay, including DAOmap [116] and the mapping algorithm based on loss-
less synthesis [55]; and power minimization algorithm, including mapping algorithms in [56]
and [57], PowerMap [58], PowerMinMap [59], Emap [20], and DVmap [60]. Techniques used
in these algorithms include bin packing, dynamic programming, greedy algorithm, binate
covering, network flow algorithm, and cut-enumeration algorithm, etc.
Power consumption can be reduced at various levels. Techniques at the architecture level
include power management as used in modern microprocessors, bus multiplexing, guarded
evaluation [61], and pipelining [62], etc. Techniques at the logic level include signal gating,
state machine encoding [63], precomputation logic [64], and retiming [65], etc. Techniques
at the circuits level include transistor sizing [66], equivalent pin ordering, and self-gating
flip flops [67], etc. There are three power sources in FPGAs: switching power, short-circuit
power, and static power. The first two types of power together are called dynamic power,
and they can only occur when a signal transition takes place. The third type of power,
static power, is the power consumed when there is no signal transition in a gate. In 90-nm
technology, dynamic power is still the dominating power source for FPGAs. For example,
the core dynamic power takes about 67% of the total power consumption in Altera’s Stratix
II FPGAs [68] (note that if we count I/O power as dynamic power as well, this percentage
becomes 78%).
There are two types of signal transitions. One is the signal transition necessary to perform
the required logic function between two consecutive clock ticks, and it is called functional
transition. The other is the unnecessary signal transition due to the unbalanced path delays
to the inputs of a gate, and it is called spurious transition or glitch. Glitch power can be a
significant portion of the dynamic power. Based on the study in [18], glitch power can be 60%
of the dynamic power consumed in the logic. In the datapath of some data-flow intensive
designs, glitch transitions can be 4-5X more than functional transitions [19]. Therefore, it is
very important to reduce glitches for total power reduction. However, we are not aware of
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any FPGA technology mapping algorithms that consider glitches in the literature.
We present a switching activity estimation model considering glitches for FPGAs, and
develop our technology mapping algorithm based on this model. The model is based on the
concept of transition density [69], which is the average number of transitions per unit time.
Signal probability, which is the ratio of the time the signal is in logic 1 to the total observation
time, is very important to compute the transition density. We provide a new algorithm to
compute the signal probability, which is 2X more accurate compared to previous works. Our
mapping algorithm employs the cut-enumeration method, and uses a novel delay-relaxation-
based cost propagation technique to improve the mapping quality. Overall, our contributions
can be summarized as follows:
• We propose a new and better method to compute signal probabilities based on cut-
enumeration.
• We propose a switching activity estimation model considering glitches for FPGAs.
• We present a novel delay-relaxation-based cost propagation technique for FPGA tech-
nology mapping.
Compared to a previous state-of-the-art power-aware technology mapping algorithm,
EMap, our algorithm is 18.7% better for dynamic power reduction on average using a com-
mercial FPGA power estimator. The rest of this chapter is organized as follows. We provide
some related definitions in Section 5.2. In Section 5.3, we introduce some related techniques
for signal probability estimation, signal transition estimation, and cut enumeration. Section
5.4 presents our detailed algorithm. The results are shown in Section 5.5.
5.2 Definitions
A Boolean network can be represented by a DAG where each node represents a logic gate,
and a directed edge (i, j) exists if the output of gate i is an input of gate j. A PI node has
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no incoming edges and a PO node has no outgoing edges. We treat the flip-flop outputs
as special PIs and the flip-flop inputs as special POs, and make no distinction in terms of
notation. We use input(v) to denote the set of nodes which are fanins of gate v. Given a
Boolean network N , we use Ov to denote a cone rooted on node v in N . Ov is a subnetwork
of N consisting of v and some of its predecessors, such that for any node w ∈ Ov, there
is a path from w to v that lies entirely in Ov. The maximum cone of v, consisting of all
the PI predecessors of v, is called a fanin cone of v, denoted as Fv. We use input(Ov) to
denote the set of distinct nodes outside Ov which supply inputs to the gates in Ov. A cut
is a partitioning (X,X ′) of a cone Ov such that X ′ is a cone of v. The cut-set of the cut,
denoted V (X,X ′), consists of the inputs of cone X ′, or input(X ′). A cut is K-feasible if X ′
is a K-feasible cone. In other words, the cardinality of the cut-set is ≤ K. We use f(K, v)
to denote all the K-feasible cuts rooted at node v. The level of a node v is the length of the
longest path from any PI node to v. The level of a PI node is zero. The depth of a network
is the largest node level in the network. A Boolean network is l-bounded if |input(v)| ≤ l for
each node v. In this work, all initial networks are 2-bounded. If a network is not 2-bounded,
we can transfer it into a 2-bounded network using gate decomposition.
We use a widely accepted unit delay model [20,22,116], where each LUT on a path con-
tributes one unit delay. The largest optimal delay of the mapped circuit is called the optimal
mapping depth of the circuit. The mapping problem for depth-optimal power optimization of
FPGA is to cover a given l-bounded Boolean network with K-feasible cones, or equivalently,
K-LUTs in such a way that the total power consumption after mapping is minimized while
the optimal mapping depth is guaranteed under the unit delay model.
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5.3 Related Works
5.3.1 Signal Probability
Signal probability is the ratio of the time the signal is in logic 1 to the total observation
time. Let P (u) denote the signal probability of the wire driven by node u (in this thesis,
the signal probability of a node is equal to the signal probability of the wire driven by this
node.). Originally, signal probability was studied in the context of pseudo-random testing
to determine detection probabilities for faults. During the last decade, signal probability
finds its extensive use in estimating the switching activity. Signal probabilities can be calcu-
lated exactly using the famous Parker-McCluskey algorithm [70] or binary decision diagrams
(BDDs) based algorithm [69]. However, it was proved in [71] that computing signal prob-
abilities is an NP-Complete problem, which means none of the above exact algorithms is
guaranteed to run in polynomial time. One class of heuristic techniques computes signal
probability bounds (upper and lower), and the exact probability is guaranteed to lie within
the computed bounds. One such technique is the cutting algorithm by [72], which cuts
fanout lines in the circuit to make the circuit a forest, and assigns a bound [0, 1] to the cut
lines, then propagates the probability bounds to the primary outputs. Another technique
for computing signal probability bound is to use ordered partial decision diagrams (OPDDs)
as described in [73]. In our work, we are interested in the probability value instead of the
probability bound. To estimate signal probabilities, one can use the weighted averaging
algorithm [74] or the possibilistic algorithm [75]. We briefly review the weighted averaging
algorithm here.
We first provide a simple algorithm to compute signal probabilities. This simple algo-
rithm consists of two steps:
1. Assign signal probabilities of 0.5 to all the primary inputs.
2. Proceed from the inputs to the outputs, compute the signal probability of each node
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Figure 5.1: Transfer formulae for simple signal probability estimating algorithm
using the formulae shown in Fig. 5.1.
In the first step, the probability 0.5 can be replaced by other values. This simple algo-
rithm actually produces exact probabilities if there is no reconvergence in the network [70].
If there are reconvergences, the weighted averaging algorithm will produce much better
results. In the weighted averaging algorithm, there is a probability sˆ, which is the prob-
ability computed by the above simple algorithm, for each node. For each node, there is
also an array of probabilities sˆA1 , sˆA2 , . . . , sˆAk , where A1, A2, . . . , Ak are primary inputs.
sˆA = (sˆA=0 + sˆA=1)/2, where sˆA=0 (or sˆA=1) is the probability of the node computed using
the simple algorithm when the probability of the primary input A is assigned to 0 (or 1) in
the first step (all the other PIs are still assigned signal probabilities of 0.5). Compared to
sˆ, sˆA is a better estimate of the signal probability if there are multiple dependencies on the
primary input A. Finally, the signal probability s of the node is computed by the following
formulae:
s =

sˆ if sˆ is equal to sˆA for every PI A∑k
i=1wi · sˆAi otherwise
where wi =| sˆ− sˆAi | /
∑k
j=1 | sˆ− sˆAj |.
5.3.2 Switching Activity and Dynamic Power
The dynamic power can be computed by
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P =
1
2
∑
n∈nets
sn · Cn · f · V 2 (5.1)
where Cn is the load capacitance of a net n, V is the supply voltage, sn is the average
switching activity (or transition density) of net n, and f is the frequency of the circuit.
Therefore, we can reduce power consumption by reducing sn and Cn. The term Cn can
be roughly estimated by the number of pins on the net n. The term sn can not be easily
estimated, especially when we consider glitches.
In [76], the authors presented a pre-layout activity prediction method for FPGAs. They
defined a formula to predict the switching activity on a node y: predict(y) = α · gen(y) +
β · prop(y) + φ, where prop(y) represents the activities propagated from one of y’s inputs,
and gen(y) represents activities generated by y itself. One drawback of this approach is
that the parameters α, β, and φ are heavily dependent on the characteristics of a circuit.
The parameters working for one circuit may not work well for another circuit. Symbolic
simulation [77] can also be used to estimate switching activities. However, one concern of
this method is its long runtime.
Work [69] introduced another method to compute switching activities. For a node y
with fanin nodes x1, x2, . . . , xn, given the switching activity s(xi) of each fanin node xi, the
switching activity of node y, s(y) is given by [69]
s(y) =
n∑
i=1
P (
∂y
∂xi
)s(xi) (5.2)
where P ( ∂y
∂xi
) is the signal probability of ∂y/∂xi. The term ∂y/∂xi is the Boolean difference
of y with respect to xi, and it is defined as ∂y/∂xi = y | xi=1 ⊕ y | xi=0, where y | xi=1
(or y | xi=0) is the function when x = 1 (or x = 0) in y. Given the switching activity of
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primary inputs, we can use the above formula to compute the switching activities of all nets
of the network. However, this method does not take simultaneous switching into account.
In [78], this method is extended to handle simultaneous switching. Let y be a Boolean
expression, y(t) be its value at time t, P (y) be the signal probability of y, and s(y) be
the switching activity of y. Obviously, s(y) = P (y(t)y(t+ T )) + P (y(t)y(t + T )), that is,
s(y) is the probability of y having different values at time t and t + T , where T is a unit
time period. Since every falling transition is followed by a rising transition, and vice versa,
P (y(t)y(t+ T )) = P (y(t)y(t+T )). We have P (y(t)y(t+ T )) = P (y(t)y(t+T )) = 1/2 · s(y).
Since P (y(t)) = P (y(t)y(t+ T )) + P (y(t)y(t+ T )), we have [78]
s(y) = 2(P (y(t))− P (y(t)y(t+ T ))) (5.3)
The term P (y(t)y(t + T )) can be calculated from the probabilities and switching activities
of fanin nodes of y using the procedure in [78]. We use this method as a base to build our
switching activity estimation model for efficiency and accuracy.
5.3.3 Cut Enumeration Based Mapping
Cut enumeration is an effective method for finding all the possible ways of the K-feasible
cones rooted on a node. A cut rooted on a node v can be represented using a product
term (or a p-term) of the variables associated with the nodes in the cutset. A set of cuts
can be represented by a sum-of-product expression using the corresponding p-terms. Cut
enumeration is guided by the following theorem [79]:
f(K, v) =
⊗K
u∈input(v)[u+ f(K, u)] (5.4)
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where f(K, v) represents all the K-feasible cuts rooted at node v, operator + is Boolean OR,
and
⊗K is Boolean AND on its operands, but filtering out all the resulting p-terms with more
than K variables. The cut-enumeration process will combine each subcut (or the fanin node
itself) on one of the fanin nodes with each counterpart from the other fanin node to form
new cuts for the node [79,116]. If the input of the new cut exceeds K, the cut is discarded.
Experiments turn out that cut enumeration is very efficient for small K’s. The average
numbers of cuts on each node are 6, 13, and 35 for K = 4, 5, and 6, respectively [116]. The
depth of a node u, D(u), is the smallest level of the node of all possible mapping solutions.
For a PI node, D(u) = 0; otherwise, D(u) is computed by the following formula from PIs to
POs in the topological order
D(u) = MIN {MAX{D(v)}+ 1} (5.5)
∀C on u v ∈ input(C)
where C represents every cut generated for u through cut enumeration. The depth of a
cut C, D(C), is defined as the maximum depth of the nodes in its cut-set plus 1, that is,
D(C) =MAX{D(v) + 1 | v ∈ input(C)}.
5.3.4 Power Aware Technology Mapping Algorithms
Previous power aware technology mapping algorithms use either cut enumeration based
method [20,57,58,60] or network flow based method [59] to compute K-feasible cuts for each
node. The major differences of these algorithms are cost functions they used for estimating
dynamic power consumptions.
Given a node u, and one of its K-feasible cut Cu, let CFCu denote the cost function of
Cu. In [58], CFCu is computed by summating the dynamic power consumptions of all LUTs
in the mapped network of Fu if u is implemented by Cu. The runtime of this method is
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Figure 5.2: An example of reconvergence.
very large compared to other algorithms, because it needs O(n) time to compute one cost
function, where n is the number of nodes in the network. The cost function used in [57]
consists of three parts: depth factor, power factor and logic replication factor 1. The depth
factor tries to minimize mapping depth, but it cannot guarantee the optimum mapping
depth. The power part tries to capture as many high activity connections as possible within
LUTs, leaving only low activity connections between LUTs. The logic replication factor
considers the power consumptions cased by replicated logics. However, their cost function
does not consider reconvergence paths. In Fig. 5.2, the cost of the LUT L1 will be considered
twice to compute the cost function of the LUT L4 in their algorithm. The cost function of
a cut used in [59] considers both the dynamic power consumed by the current LUT and
the total power consumed by sub-networks rooted at the inputs of the cut. Their cost
function cannot handle reconvergence paths as well, even though they have a cost update
phase. All above algorithms use formula 5.2 to compute switching activities, which does not
handle simultaneous switching. The algorithm of [20] uses simulation to compute switching
activities under the zero delay model. Their cost function for one cut consists of two parts.
One part tries to select the cut that does not encapsulates many root nodes inside the cut.
This part can help to reduce the total number of LUTs after mapping. The other part tries
to minimize dynamic power consumption by using switching activities of the cut inputs. In
this work, we will compare our algorithm with the one in [20].
1Logic replication happens if a node of a cone fanouts to other nodes outside of the cone.
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5.4 Algorithm Description
We will provide a new algorithm for computing signal probabilities in Section 5.4.1, a switch-
ing activity estimation model considering glitches in Section 5.4.2, and a delay-relaxation-
based cost propagation scheme for technology mapping in Section 5.4.3.
5.4.1 Computing Signal Probability
Previous algorithms either collapse the whole network to compute exact signal probabilities,
or compute a node signal probability only using the probabilities of its fanin nodes. The
former algorithms are not practical due to their long runtime, while the later algorithms are
not effective because their calculations are based on limited local information. The main
difficulty of these algorithms is how to deal with reconvergence paths in the circuits, and
still get good estimation [74,75].
In our algorithm, we use a cone of each node to compute its signal probability. The
advantage of this approach is that the reconvergence paths inside of the cone have no effect
on the signal probability. Any cone of the node can be used, but we prefer those cones
covering a large number of reconvergencs. If the cone covers all the reconvergences affecting
the node, we get the exact signal probability for this node (Theorem 11). For a node v,
we choose one of its cuts, C = (X,X ′), in such a way that the cone X ′ covers the largest
number of nodes. Then, we collapse the cone X ′ into a single node v′. The node v′ is called
the collapsed node of the cut C, while its function is also called the function of the cut C,
denoted as fC . We compute the signal probability of node v according to function fC using
the weighted averaging algorithm [74]. To use the weighted averaging algorithm, every gate
should be an AND, OR or INV gate. We process the function fC so that it can be expressed
by the following sum of product (SOP) form:
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fC = g1 + g2 + · · ·+ gn, where gi · gj = 0 for all i 6= j (5.6)
In the above formula, every function gi can be represented by an AND gate (unless it is
a literal), so P (gi) can be computed using the weighted averaging algorithm, and we have
P (fC) =
∑n
i=1 P (gi).
Theorem 11 If a cone Ov of a node v covers all the reconvergence paths in the finin cone,
Fv, of v, our signal probability estimating algorithm produces the exact signal probability for
node v using cone Ov.
Proof:
Let f denote the function of the cone, and we represent f as f = g1+g2+ · · ·+gn, where
gi · gj = 0 for all i 6= j. Since the reconvergence paths only occur inside the cone, the inputs
for any function gi are independent. According to lemma 2 in [70], we can compute the
exact signal probability for gi. Furthermore, all gi’s are disjoint with each other. According
to lemma 4 in [70], our algorithm is able to compute the exact signal probability for function
f , thus we can compute the exact signal probability for node v.
We will use an example to illustrate how we calculate cut functions during cut enumera-
tion. Even though we only need to compute the function of one cut for the signal probability
of a node, we still compute the functions of all cuts, because these functions are used later
for estimating switching activities. Let v1 and v2 denote the fanin nodes of a two-input node
u, and C1 and C2 are two feasible cuts of v1 and v2, respectively. Let fu denote the function
of the node u. When we form a new cut C for u using C1 and C2, we first set fC = fu, then
replace the inputs of fC from v1 and v2 to fC1 and fC2 , and collapse the node of fC with
the nodes of fC1 and fC2 to get the function of the cut C. Since the fanin number of all
functions are limited by K, the above collapsing operation is very fast, and will not increase
the runtime of the cut enumeration significantly. Note that any cut of a node can be used
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Figure 5.3: (a) A simple circuit consisting of an AND gate and an XOR gate. (b) The LUT
to implement (a). (c) The timing diagram of signals in (a) and (b) assuming unit delay for
each gate. Obviously, the switching activity of M is different from O2 since one glitch of O2
is eliminated by LUT M . This example is only for illustration, and the timing may not be
exact.
to compute its signal probability, we use K−feasible cuts in our algorithm to reach a bal-
ance of runtime and quality. Even though we present this method in the context of FPGA
technology mapping, it can be used to compute signal probabilities for ASIC designs. The
experiments show that our algorithm produces much better results compared to previous
algorithms.
5.4.2 Estimating Switching Activity with Glitches
In [20], Monte-Carlo simulation is first used to produce a switching activity file for a circuit,
and this activity file is fed into the technology mapping algorithm to produce a low power
mapping solution for the circuit. The drawback of this approach is that the switching
activity of a node before mapping is generally different from that after mapping (see Fig. 5.3).
Moreover, different cuts of the same node produce different switching activities. Before we
carry out the technology mapping procedure, we do not know which cut will be used for a
node, which means we can not use Monte-Carlo simulation to get the switching activity of a
node after it is mapped. To tackle this problem, we use formula 5.3 to compute the switching
activity of a cut, which is the switching activity of its collapsed node. The switching activity
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Figure 5.4: LUT1 and LUT2 implement an OR function, and LUT3 implements an AND
function. The signal probabilities of I1, I2, I3, and I4 are all 0.5, and their switching activity
arrays are all {0.5}. P (LUT1) = 0.75 and SA(LUT1) = {0, 0.375}; P (LUT2) = 0.875 and
SA(LUT2) = {0, 0.125, 0.1875}; P (LUT3) = 0.4375 and SA(LUT3) = {0, 0.4375, 0.0625,
0.09375}. The effective switching activities for LUT1, LUT2, and LUT3 are 0.375, 0.3125,
and 0.59375, respectively.
of a node is equal to the switching activity of its best cut (the best cut of a node is the cut
picked for implementing the node).
Under the unit delay model, signal transition happens only at the discrete time. For a
cut C with depth D(C), the value of the output of C (i.e., the functional value of cone X ′
due to C) may change at time 1, 2, . . . , D(C). The transition at time D(C) is the functional
transition, while the transitions at time 1, 2, . . . , D(C) − 1 are possibly glitches. To model
glitches, we use an array of D(C) + 1 elements to represent the switching activities of a
cut (or a node) at time 0, 1, . . . , D(C) (only PIs transit at time 0). For a given cut C (or
node u), let SA(C) (or SA(u) ) denote the switching activity array of C (or u). The effective
switching activity, se(C) (or se(u)), of a cut C (a node u) is the summation of all the elements
in its switching activity array, that is, se(C) =
∑D(C)
i=0 SA(C)[i] ( se(u) =
∑D(u)
i=0 SA(u)[i] ).
For a primary input, its switching activity array is {α} (an array with only one element),
where α is the switching activity of a PI. For internal nodes, the switching activity arrays
are calculated in a topological order from PIs to POs. Given an internal node u, we first
calculate switching activity arrays of all its cuts. The effective switching activity of a cut
C, se(C), is used to compute the cost of the cut C. The cut with the smallest cost will
be picked to implement the node u, and the switching activity array of u is equal to the
switching activity array of its picked cut. The switching activity array of a cut C, SA(C), is
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calculated using its function, fC , by formula 5.3. The ith (i >= 1) element of C’s switching
activity array, SA(C)[i], is calculated from the (i−1)th elements of switching activity arrays
of the nodes in input(C)-the cut-set of C.
We will use the circuit in Fig. 5.4 to illustrate how to propagate switching activity
arrays. In Fig. 5.4, each PI node has signal probability of 0.5, and the switching activity
of a PI is also 0.5 (these are just example values). In the example, LUT1 and LUT2
implement a Boolean OR operation, and LUT3 implements a Boolean AND operation. For
an OR operation y = x1 + x2, we can derive s(y) = [1 − P (x1)]s(x2) + [1 − P (x2)]s(x1) −
1/2 · s(x1)s(x2) according to formula 5.3, 2 and for an AND operation y = x1x2, s(y) =
P (x1)s(x2) + P (x2)s(x1) − 1/2 · s(x1)s(x2). The switching activity arrays of PIs are all
{0.5}. For LUT2, SA(LUT2)[0] = 0, since the output of LUT2 does not change at time
0. At time 1, the switching activity of LUT2 is calculated from the switching activities
of I3 and LUT1 at time 0, which are 0.5 and 0, respectively. Since P (I3) = 0.5 and
P (LUT1) = 0.75, SA(LUT2)[1] = 0.5 · 0 + 0.25 · 0.5 − 1/2 · 0.5 · 0 = 0.125. Similarly,
SA(LUT2)[2] = 0.5 · 0.375 + 0.25 · 0− 1/2 · 0 · 0.375 = 0.1875. We get the switching activity
arrays of LUT1 and LUT3 in a similar way. Note that the signal probability value stays
the same for each cell for different discrete time slots under the unit delay model due to
the following theorem, which is the reason why we do not use an array to track the signal
probabilities of a node at different time slots. From the proof of the theorem, we can know
that the signal probability of a node computed under the unit delay model is equal to that
computed under the zero delay model.
Theorem 12 The signal probabilities of a node at different time slots are the same under
the unit delay model.
Proof:
2In formula 5.3, P (y(t)y(t+ T )) can be expressed in terms of probabilities and switching activities of y’s
fanin nodes.
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Figure 5.5: In this example, the cost of v1 is Av1 = AC′1 = 13. If we relax v1’s depth to 4,
we can use AC′′1 = 11 as the cost of Av1 , which produces more accurate cost estimation for
cut C.
(by induction) First of all, signal probabilities of a PI node are the same for different
time slots, which are all equal to the default signal probability of this PI node.
For an internal node u, let Cu denote the cut to implement node u. From assumption,
we know that the signal probabilities at different time slots of every node in V (Cu) are the
same. Since we use the same formulae to compute signal probabilities of u at different time
slots, and the formulae only depends on the signal probabilities of nodes in V (Cu), thus the
signal probabilities at different time slots of u are the same.
5.4.3 Delay Relaxation Based Cost Propagation
In previous cut-enumeration-based algorithms [79, 116], there is only one cost associated
with each node, which is the smallest cost of all cuts having the same depth as the node.
Those cuts with larger depths are not used for cost propagation during cut enumeration
process (while these cuts are still considered during the cut selection stage after the cut
enumeration). This approach does not provide very accurate cost estimation. For example
(see Fig. 5.5), assume node u has a cut C with the cut-set {v1, v2}, the depths of v1 and v2
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are 3 and 4, respectively. Node v1 has two cuts C
′
1 and C
′′
1 with depths 3 and 4, respectively.
Previously, only cut C ′1 is used to calculate the cost of v1. However, for cut C, the cut C
′′
1
can also be used to calculate the cost of v1, since the depth of v1 can be relaxed to 4 for cut
C, and considering C ′′1 may produce better cost for v1.
Instead of one single cost per node (or cut), there is a cost array for each node (cut)
in our algorithm. For a node u (a cut C), the cost Au[d] (or AC [d]) is the smallest cost
when the node u (cut C) is allowed to have a depth no larger than d, ∀d.D(u) ≤ d ≤ D
(∀d.D(C) ≤ d ≤ D), where D is the optimum mapping depth of the network. If d < D(u)
(or D(C)), Au[d] (or AC [d]) is not defined. If d ≥ D(u) (or D(C)), Au[d] (or AC [d]) can be
calculated using the following formulae:
Au[d] =MIN{AC [d] | C is a cut of u, and d(C) ≤ d}, (5.7)
for D(u) ≤ d ≤ D
AC [d] =
∑
v∈input(C)
[Av[d− 1]/fo(v)] + UC [d], (5.8)
for D(C) ≤ d ≤ D
where fo(v) is the fanout number of node v, and UC [d] (∀d.D(C) ≤ d ≤ D) is the unit
cost of cut C when C is allowed to have a depth no larger than d. The unit cost UC [d] is the
cost of the cut itself. We use UC [d] = se(C[d]) · (1 + fo(C)) to estimate the dynamic power
consumed by the LUT corresponding to cut C, where se(C[d]) is the effective switching
activity of C at depth d. The cost Au[d] is the total estimated cost of the mapped circuit
of Fu. Therefore, Au[d] is the total estimated power consumed by the mapped circuit of Fu
when the mapping depth of Fu is less than or equal to d. If we use cost array in Fig. 5.5,
we have Av1 [3] = AC′1 [3] = 13, and Av1 [4] = AC′′1 [4] = 11 (assume AC′1 [4] > 11), and we use
the value of Av1 [4] to compute the cost AC [5] of cut C.
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Theorem 13 The cost of a larger depth is better than or equal to the cost of a smaller
depth, Au[d + 1] ≤ Au[d] (or AC [d + 1] ≤ AC [d]). The size of the cost array is bounded by
the optimum depth of the network without losing optimality.
Proof:
From above formulae, we know that a cut with a depth d is used to computed all the
costs of depths larger than or equal to d. So, the cuts used to compute the cost of a smaller
depth are also used to compute the cost of a higher depth, and the cuts used to compute
the cost of a higher depth also include other cuts with larger depths. Since we have more
choices to compute the cost of a larger depth, the cost of a larger depth is better than or
equal to the cost of a smaller depth.
After a network is mapped with the optimum mapping depth D, the depth of each LUT
is limited by D. In the cost array, we only need to consider cuts with depths up to D without
losing mapping depth optimality. Since the depths of cuts considered are limited by D, the
size of the cost array is also limited by D.
Note that, in this chapter, each node is associated with an array of costs, and each cost is
associated with an effective switching activity which is a summation over a switching activity
array. There are D − D(u) + 1 costs for a node u, and there are D − D(u) + 1 switching
activity arrays for u, one for each cost.
5.4.4 Overall Algorithm
Our algorithm can be summarized by algorithm 9. In the algorithm, α and β are default
signal probability and switching activity for PIs. At the beginning, we enumerate all feasible
cuts for every node in the topological order. During cut enumeration, we compute the
depth of every node and every cut, and cut functions. At the end of the cut enumeration,
the optimum mapping depth of the circuit is available. In the second stage, we compute
signal probabilities for all nodes using the approach of Section 5.4.1. In the third stage, we
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Algorithm 9: GlitchMap algorithm
Input: a circuit to be mapped
K : LUT size
Output: mapped circuit
begin
/* cut enumeration */
for each node u in topological order do
if u is a primary input then
f(K,u) = {u};
else
v1, v2 ⇐ fanins of u;
f(K,u) = {K-feasible combination of C1, C2 where C1 ∈ f(K, v1), C2 ∈ f(K, v2)};
end
end
D = optimum mapping depth;
/* signal probability estimation */
for each node u in topological order do
if u is a primary input then
P (u) = {α};
else
P (u)= probability computed according to Section 5.4.1;
end
end
/* cost propagation */
for each node u in topological order do
if u is a primary input then
for i = 0 to D do
SA(u[i]) = {β};
Au[i] = 0;
end
else
ComputeNodeCost(u,D,K);
end
end
/* cut selection */
Push all PO nodes into a queue qu;
while qu is not empty do
Pop u from qu;
Pick the best cut C for u based on cut costs;
for each v ∈ input(C) do
if v has not been pushed into qu then
Push v into qu;
end
end
end
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Algorithm 10: ComputeNodeCost
Input: u is a node, D is the optimum mapping depth of the network, and K is the LUT size
Output: cost array and switching activity arrays of u
begin
The elements of Au are initialized to large numbers;
for every cut C ∈ f(K,u) do
for d = D(C) to D do
Compute SA(C[d]) according to SA(v[d− 1])
for v ∈ input(C) using formula 5.3;
se(C[d]) =
∑d
i=0 SA(C[d])[i];
UC [d] = se(C[d]) · (1 + fo(u));
AC [d] =
∑
v∈input(C)[Av[d− 1]/fo(v)] + UC [d];
if AC [d] < Au[d] then
Au[d] = AC [d];
SA(u[d]) = SA(C[d]);
end
end
end
propagate switching activity arrays and costs from PIs to POs. Finally, we carry out the cut
selection procedure in a similar way used in most cut-enumeration-based algorithm [79,116]
for the final mapping.
Algorithm 10 shows how to process a node in the third stage of algorithm 9. In the
algorithm, Au[d], AC [d] and UC [d] are defined in Section 5.4.3. The term SA(u[d]) (or
SA(C[d]) ) is the switching activity array of the node u (cut C) when u (or C) is allowed to
have a depth no larger than d. SA(u[d])[i] (or SA(C[d])[i]) is the ith element of the switching
activity array SA(u[d]) (or SA(C[d])). For a cut C, when we compute its cost at depth d,
we first compute its switching activity array SA(C[d]) according to the switching activity
arrays of its input nodes at depth d − 1. Then we are able to compute AC [d] as shown
in algorithm 10. The unit cost of the cut C at depth d, UC [d] = se(C[d]) · (1 + fo(u)),
where se(C[d]) is the effective switching activity of C at depth d and fo(u) is the fanout
number of node u. From formula 5.1, we know the dynamic power of a node is proportional
to the production of its switching activity and fanout load capacitance. For FPGAs, the
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capacitance of a net is positively correlated with the number of pins on the net, so we use
1 + fo(u) to estimate the LUT output load capacitance.
5.4.5 Complexity Analysis
The runtime of our algorithm is dominated by the cost propagation stage. Let n denote the
total number of nodes, K denote the input size of a LUT, D denote the optimum mapping
depth, nc denote the average number of cuts on each node. We have the following theorem
regards complexity. The term K2K in the theorem is related to processing a node function
with at most K inputs, and this limit is seldom reached. In practice, nc, D, and K are all
small numbers, so the algorithm is efficient.
Theorem 14 The runtime of the algorithm is O(nncKD
22K), and the memory needed is
O(nncD + nncK2
K + nD2).
Proof:
There are n nodes in the network. For each node, there are nc cuts on average. For each
cut, we generate different effective costs for different depths, and there are at most d depth.
For each depth, we need to compute the switching activity array first, which has at most d
elements. To compute one element of the array, we need to process the collapsed function of
the cut, which has at most 2K terms, and each term has at most K literals. So the runtime
of the algorithm is O(nncKd
22K).
The memory used by the algorithm is O(nncd+nncK2
K +nd2), since for each cut there
is a array of costs with size less or equal to d, and the memory needed for the collapsed
function is at most O(K2K); and for each node, there are at most d costs, and there is a
switching activity array with at most d elements associated with each cost.
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Table 5.1: Comparison of our algorithm with EMap on 20 largest MCNC benchmark circuits.
In this table, the column PE is the dynamic power of EMap; the column PG is the dynamic
power of our algorithm; the column Time is the runtime of our algorithm; the column Impr
is the improvement of our algorithm over EMap, and Impr = (PE-PG)/PE.
Ckt. PE(mW ) PG(mW ) Time (s) Impr (%)
alu4 30.33 21.22 2 30
apex2 25.95 17.07 2.6 34.2
apex4 18.9 14.37 2.6 24
bigkey 55.99 53.39 2.5 4.6
clma 62.57 45.35 24 27.5
des 76.1 74.84 2.8 1.66
diffeq 14.29 12.46 2.9 12.8
dsip 44.46 46.18 1.8 -3.87
elliptic 40.65 34.61 8 14.9
ex1010 47.6 27.85 13.5 41.5
ex5p 17.37 18.33 3 -5.53
frisc 29.3 24.07 13.1 17.8
misex3 25.35 18.19 2.4 28.2
pdc 45.07 28.76 14.9 36.2
s298 20.3 16.3 3.7 19.7
s38417 95.62 87.89 21.8 8.08
s38584.1 86.8 83.38 17.6 3.94
seq 25.5 16.52 2.7 35.2
spla 38.29 26.17 14.1 31.7
tseng 15.77 13.96 2.2 11.5
average 7.9 18.7
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Figure 5.6: Experimental flow for GlitchMap
5.5 Experimental Results
Our experiments are carried out on a desktop PC with a 2.4 GHz Intel(R) Xeon(TM) CPU.
The OS is Red Hat Linux 8.0, and we use gcc to compile our program. We use the 20 largest
MCNC benchmark circuits in our experiment. We compare our algorithm, GlitchMap, with
EMap [20]. We use K = 5 for all circuits. The signal probabilities and switching activities
of primary inputs are both 0.5 in our experiment. The mapped circuits are in Berkeley logic
interchange format (BLIF). Figure 5.6 shows our experimental flow. For EMap, we follow its
own design flow, which uses the activity estimator ACE [80] to generate switching activity
information for all circuits, then runs EMap with the switching activity file. In order to
use a gate-level power estimator, PowerPlay Analyzer, available from Altera’s Quartus II
software, we write a converter from BLIF format to verilog Quartus mapping (VQM) format.
We build a project for each VQM file, and we set TRUE WYSIWYG FLOW to ON so that
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Quartus II will not optimize and remap our circuits. We use Stratix II device family, and
let Quartus II software to decide which device to use, which is the default setting. Then
we run Quartus II commands quartus map, 3 quartus fit, quartus asm, and quartus tan to
synthesize, place and, route the circuits. Next, we generate random input vectors, in vector
waveform format (VWF), for each circuit. The input vectors are generated in such a way
that the signal probability and the switching activity of each primary input are both 0.5.
These files are used for both EMap and our mapper, GlitchMap. With the VWF files, we
run quartus sim command to simulate the circuits, and generate a switching activity file
(SAF) for each circuit. With the SAF files, we run PowerPlay Analyzer for each circuit.
We use 1000 input vectors for each circuit, and PowerPlay Analyzer reports high confidence
power estimation for all circuits. Table 5.1 shows the dynamic power consumed by each
circuit reported by PowerPlay Analyzer. From the table, GlitchMap is able to reduce power
consumption by 18.7% compared to EMap. We haven’t shown the total power consumed
by each circuit, because the LUT numbers of the mapped circuits are much smaller than
the total number of LUTs available in the Stratix II devices, which means most power
is consumed by unused LUTs statically, and the total power is not able to compare our
algorithm with EMap fairly. It was reported in [68] that dynamic power takes about 67%
of total power consumption for real designs, so we can project that our algorithm is able to
reduce the total power consumption by 13% if we assume the static power values are the
same for both our algorithm and EMap. Note that EMap only works to reduce dynamic
power as well.
By setting the unit cost of a cut C, UC , to be 1, our mapper targets for minimizing the
total number of LUTs. Experimental results show that our mapper for area minimization
produces results with 3.5% less area on average compared to DAOmap [116] (see Table 5.2),
which shows the effectiveness of our delay-relaxation-based cost propagation technique.
3The command quartus map is used to prepare the input files for later process. It does not optimize and
re-map our circuits since we set TRUE WYSIWYG FLOW to ON.
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Table 5.2: Comparison with DAOmap when we set the unit cost of a cut to be 1. In this
table, the column #LUT (DAOmap) shows the numbers of LUTs of mapped circuits by
DAOmap; the column #LUT (our) shows the numbers of LUTs of mapped circuits by our
algorithm; and the column Impr is the percent of LUT numbers reduction of our algorithm
over DAOmap.
Ckt. #LUT (DAOmap) #LUT (our) Impr (%)
alu4 1065 993 6.76
apex2 1352 1226 9.32
apex4 931 886 4.83
bigkey 1245 1243 0.16
clma 5405 4709 12.88
des 965 943 2.28
diffeq 817 834 -2.08
dsip 686 685 0.15
elliptic 1965 1919 2.34
ex1010 3567 3390 4.96
ex5p 778 746 4.11
frisc 1999 1982 0.85
misex3 980 947 3.37
pdc 3222 3054 5.21
s298 1257 1218 3.10
s38417 3819 3867 -1.26
s38584.1 2982 2913 2.31
seq 1188 1109 6.65
spla 2734 2613 4.46
tseng 706 714 -1.13
average 3.46
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To test our switching activity estimation method considering glitches, we perform the
third experiment. We use an array of switching activities to capture glitches under the unit
delay model. If we use zero delay model, there are no glitches, and each node only has one
switching activity. Table 5.3 shows the experimental results when we use the unit delay
model and when we use the zero delay model. From the table, we know that our method
is able to reduce dynamic power by 9% on average by considering glitches. Note that in
both Table 5.1 and Table 5.3, our algorithm produces mapped circuits with more dynamic
power consumption for a few circuits. The reason is that the dynamic power consumptions
reported are measured after the circuits are placed and routed, while we estimate dynamic
power consumptions based on the unit delay model in our algorithm. Since the delays are
heavily affected by placement and routing algorithms, unit delay model sometimes does not
work very well. In some case, even though our algorithm produces a mapped circuit with
small dynamic power consumption under the unit delay model, the power consumption of
the mapped circuit after placement and routing becomes very large.
We also compare our signal probability estimation algorithm with the weighted aver-
aging algorithm [74] and the possibilistic algorithm [75]. For each algorithm, we compute
the root mean square (RMS) of the deviation of the estimated probability from the exact
signal probability. The smaller the RMS of deviations, the better the results. Among 20
benchmark circuits, only 14 circuits can be used to run an exact probability algorithm (the
exact probability algorithm runs too long to get results for the other 6 circuits.) Therefore,
we only show 14 circuits in Table 5.4. From the table, we know that our signal probability
estimating algorithm produce results more than twice better than previous algorithms.
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Table 5.3: In this table, the column P0 is the dynamic power when we use zero delay model;
the column P1 is the dynamic power when we use unit delay model; the column Impr is the
improvement of our algorithm using unit delay model, and Impr = (P0-P1)/P0.
Ckt. P0(mW ) P1(mW ) Impr (%)
alu4 22.09 21.22 3.94
apex2 20.49 17.07 16.69
apex4 19.69 14.37 27.02
bigkey 51.32 53.39 -4.03
clma 52.68 45.35 13.91
des 52.33 74.84 -43.02
diffeq 12.73 12.46 2.12
dsip 48.54 46.18 4.86
elliptic 34.79 34.61 0.52
ex1010 66.85 27.85 58.34
ex5p 22.92 18.33 20.03
frisc 27.48 24.07 12.41
misex3 20.11 18.19 9.56
pdc 42.19 28.76 31.83
s298 14.73 16.3 -10.66
s38417 68.07 87.89 -29.12
s38584.1 85.85 83.38 2.88
seq 20.51 16.52 19.45
spla 44.04 26.17 40.58
tseng 14.87 13.96 6.12
average 9.17
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Table 5.4: Comparison of our algorithm with the weighted averaging algorithm and the
possibilistic algorithm. In this table, RMSg, RMSw, and RMSp are RMS of deviations
of our algorithm, weighted averaging algorithm, and possibilistic algorithm, respectively.
Rgw =RMSw/RMSg, and Rgp =RMSp/RMSg.
Ckt. RMS of Deviations
RMSg RMSw Rgw RMSp Rgp
alu4 0.098 0.123 1.26 0.128 1.31
apex4 0.0084 0.045 5.36 0.043 5.12
bigkey 0.13 0.14 1.08 0.134 1.03
clma 0.295 0.331 1.12 0.327 1.11
des 0.175 0.185 1.06 0.186 1.06
dsip 0.093 0.086 0.92 0.086 0.92
ex1010 0.015 0.02 1.33 0.02 1.33
ex5p 0.064 0.154 2.41 0.154 2.41
misex3 0.119 0.136 1.14 0.137 1.15
pdc 0.023 0.036 1.57 0.034 1.48
s298 0.034 0.047 1.38 0.048 1.41
s38584.1 0.734 0.745 1.01 0.741 1.01
seq 0.054 0.104 1.94 0.103 1.91
spla 0.0026 0.029 11.15 0.029 11.15
Average 2.34 2.31
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Chapter 6
FPGA Technology Mapping
Algorithm for Timing Constraints
6.1 Introduction
Modern designs tend to have many different timing constraints, arising from multiple related
(and not related) clock domains. They also have exceptions (can also be considered as
constraints) such as multi-cycle, maximum path delay, and false-path exceptions [81]. The
majority of these constraints and exceptions can be treated as networks with different clock
domains. Fig. 6.1(a) shows a conceptual structure of a circuit with two clocks. In the
example, CLK1 has a clock period of 10ns, and CLK2 has a clock period of 5ns. Fig. 6.1(b)
shows the timing constraints of different paths due to the usage of two clock domains. Paths
from CLK1 (i.e., registers controlled by CLK1) or CLK2 to CLK1 have a maximum path
delay constraint of 10ns, and paths from CLK1 or CLK2 to CLK2 have a maximum path
delay constraint of 5ns. The paths with different timing constraints here are under different
clock domains.
A false path in a circuit is a path which cannot be activated by any input vector. Fig. 6.2
shows a false path example. In practice, designers can specify don’t care conditions, such
that some activated paths will become false paths under don’t care conditions. A multi-cycle
path in a circuit is a path that does not have to propagate signals in single clock cycle. A
false path can be treated as a path under a clock domain with a multi-cycle timing constraint
of∞. A multi-cycle path and a single-cycle regular path can be seen to function with related
clocks under two clock domains [81]. Logic synthesis with multiple clock domains brings up
new challenges for optimization while trying to fulfill these complicated timing constraints.
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Figure 6.1: An example of circuit structure with two clock domains.
Researchers have proposed algorithms to identify false paths using various path sensi-
tization methods [82–87]. There are also some algorithms to identify multi-cycle paths in
a circuit. In [88], the authors presented a method to detect multi-cycle paths based on
the analysis of the state transition graph of the controller of a microprocessor. In [89], the
authors provided a multi-cycle path detection algorithm based on symbolic state traver-
sal of finite state machines. The multi-cycle paths can also be detected using a SAT-based
method [90]. Timing constraints due to multi-clock domains are heavily used in static timing
analysis (STA). Most literatures to date focus on analysis with false path constraints [91–93].
In [94], the authors proposed a unified framework for STA considering both false path and
multi-cycle path timing constraints. However, all of these STA algorithms may suffer an
exponential runtime for a node involved in multiple timing constraints. In [81], the authors
proposed an efficient STA method using the edge mask data structure, in which each edge
has two associated vectors representing timing information from the source and destination
a
b
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d e
f g
a1
o1
Figure 6.2: Example of a false path. In this example, the path adefg is a false path. For
this path to be active, b is required to be 1 at the gate a1, and b is also required to be 0 at
the gate o1, which is not possible.
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direction respectively. In this thesis, we use a method similar to [81] for timing information
propagation.
In this work, we design a technology mapping algorithm with multi-clock domain con-
sideration for FPGAs because modern FPGA chips contain multiple dedicated clocking
networks. For example Altera Stratix II devices [95], contain 16 dedicated full-chip global
clocks and 32 regional clock lines. These clocks can be controlled either by pins or internal
signals, or generated by on-chip PLLs from other clock signals. FPGA technology mapping
converts a given Boolean network into a functionally equivalent network comprised only of
LUTs. It is a critical synthesis step in the FPGA design flow.
Through communication with FPGA vendors, we are aware that synthesis with multi-
clock domains and the corresponding timing constraints are very important to FPGA cus-
tomers. Timing constraints can also be specified in commercial FPGA tools, such as Altera
Quartus r©II [96] and Xilinx ISETM [97]. However, we are not aware of any work on FPGA
technology mapping with multi-clock domains. Previous depth-optimal FPGA technology
mapping algorithms all work with a single clock domain [20, 55, 98, 116]. In this work, we
propose an algorithm targeting FPGA designs under multi-clock domains. We significantly
extend the cut-enumeration-based mapping framework to carry out the multi-clock-domain
mapping process. We work on timing constraint graphs and process multiple arrival/required
times for each node in the gate-level netlist. We also recognize and process constraint con-
flicts efficiently. Our algorithm produces a mapped circuit with the optimal mapping depth
under multi-clock timing constraints. In addition, due to the lack of real benchmarks with
multi-clock domains, we developed a circuit model to incorporate multi-cycle paths and
designed twenty such benchmark circuits using the twenty largest MCNC benchmarks as
the base. These benchmarks just serve as the evaluation instrument, and our algorithm is
general enough to handle other multi-clock-domain criteria, such as maximum path delay
and false paths. Experiments show that our algorithm improves circuit performance by
16.8% on average, comparing to a previously published depth-optimal algorithm that does
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not consider multi-cycle paths.
The rest of this chapter is organized as follows. We provide the problem formulation and
some related definitions in Section 6.2. In Section 6.3, we present the details of our FPGA
technology mapping algorithm. The results are shown in Section 6.4.
6.2 Problem Formulation and Definitions
A Boolean network can be represented by a DAG where each node represents a logic gate,
and a directed edge (i, j) exists if the output of gate i is an input of gate j. A PI node has
no incoming edges and a PO node has no outgoing edges. We treat the flip-flop outputs
as special PIs and the flip-flop inputs as special POs, and make no distinction in terms of
notation. We use input(v) to denote the set of nodes which are fanins of gate v. Given a
Boolean network N , we use Ov to denote a cone rooted on node v in N . Ov is a subnetwork
of N consisting of v and some of its predecessors, such that for any node w ∈ Ov, there is a
path from w to v that lies entirely in Ov. The cone Ov is K-feasible if the size of input(Ov) is
not larger thanK, where input(Ov) denotes the set of distinct nodes outside Ov which supply
inputs to the gates in Ov. A cut C is a partitioning (X,X
′) of a cone Ov such that X ′ is a
cone of v. Node v is the cut root. The cut-set of the cut, denoted V (X,X ′) or V (C), consists
of the inputs of cone X ′, or input(X ′). A cut C is K-feasible if |V (C)| ≤ K, which means
X ′ can be implemented by a K-LUT. A Boolean network is l-bounded if |input(v)| ≤ l for
each node v. In this work, all initial networks are 2-bounded. If a network is not 2-bounded,
we can transfer it into a 2-bounded network using gate decomposition.
We assume that the timing model of a circuit is a directed acyclic graph G = {V,Eg},
where V is a set of vertices and Eg is a set of edges (see Fig. 6.3 [94] for an example of
timing constraint graph and related definitions). The edges of the graph are associated with
delays. The begin set B(G) is a set of vertices in G which have no incoming edges. The
end set E(G) is a set of vertices in G which have no outgoing edges. A prefix path of G
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Figure 6.3: Graph G represents a circuit. Graph Gα is a timing constraint graph for timing
constraint α. B(Gα) = {3, 4}, E(Gα) = {7}. The path 3 → 5 is a prefix path of Gα. The
path 5 → 7 is a suffix path of Gα. The path 4 → 5 → 7 is a complete path of Gα. The
complete path 1 → 3 → 5 → 7 → 9 of G is a path with timing constraint α, because it
covers a complete path 3 → 5 → 7 of Gα, while the complete path 1 → 3 → 5 → 6 → 8 of
G is a regular path.
is a path starting from a vertex in B(G), and a suffix path of G is a path that ends at a
vertex in E(G). A complete path of G is both a prefix path and a suffix path of G. A timing
constraint α is specified by a constraint type and a timing constraint graph Gα, where Gα
is a subgraph of G. A complete path of G is a path of timing constraint α if and only if it
covers a complete path of Gα. The constraint type of a timing constraint specifies whether
the timing constraint is a false-path constraint or a multi-cycle constraint with a specified
number of cycles. Our algorithm assumes timing constraint graphs are given.
We use a widely accepted unit delay model [116], where each LUT on a path contributes
one unit delay. In our algorithm, we convert all timing constraints into multi-cycle timing
constraints. We treat false paths as a special case of multi-cycle paths with infinity number
of clock cycle requirement. For multi-clock domains as in Fig. 6.1, paths from CLK1/CLK2
to CLK1 have a multi-cycle timing constraint with two cycles requirement, if we assume
CLK1 is the base clock and CLK2 is derived from CLK1. Furthermore, the number of cycles
required by a multi-cycle timing constraint may not be an integer in our algorithm, it can
be any positive real number. The optimum mapping depth of a 2-bounded circuit N under
timing constraints is the minimum number do such that there is a mapped circuit of N , in
which the depth of every constraint path is limited by do · cycles, where cycles is the clock
cycle requirement of the timing constraint of the path (cycles = 1 for regular paths). The
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Algorithm 11: Overall Algorithm
Input: a circuit to be mapped
K : LUT size
Φ : a set of timing constraints in SDC format
Output: mapped circuit
begin
for each timing constraint α ∈ Φ do
Generate timing constraint graph Gα;
Compute K(α) on Gα;
end
for each node u in topological order do
Enumerate K-feasible cuts of u, and compute arrival times for different timing
constraints for each cut;
end
Compute the optimum normalized mapping depth;
Set different required times on each PO node;
Push all PO nodes into a queue Q;
while Q is not empty do
Pop u from Q;
Pick the best cut C fulfilling all timing requirements for u;
for each v ∈ input(C) do
Propagate required times from u to v;
if v has not been pushed into Q then
Push v into Q;
end
end
end
mapping problem for depth-optimal FPGA with multi-clock domains is to cover a given
2-bounded Boolean network with K-feasible cones, or equivalently, K-LUTs in such a way
that the optimal mapping depth is guaranteed under timing constraints due to multi-clock
domains.
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6.3 FPGA Technology Mapping with Timing
Constraints
6.3.1 Overall Algorithm
In previous cut-enumeration-based delay optimum FPGA technology mapping algorithms [20,
55,98,116], minimum mapping depth is computed at the end of the cut enumeration process.
This minimum mapping depth is assigned to be the required time for each PO, and required
times are propagated from POs to PIs in the cut selection phase. In our algorithm consid-
ering timing constraints, there are multiple arrrival/required times on a node. Algorithm 11
shows the outline of our algorithm. Our algorithm takes a circuit and timing constraints in
SDC (Synopsys Design Constraints) format as inputs. We convert every timing constraint
into a timing constraint graph, and generate timing constraint cores for all constraints (see
Section 6.3.6 for definition of K(α)). Then different arrival times corresponding to different
timing constraints are propagated from PIs to POs in the topological order. At the end of
cut enumeration, we compute the optimum normalized mapping depth (see Section 6.3.5 for
definition). Then, we set different required times on the POs according to the various timing
constraints applied on them. When we propagate required times from POs back to PIs in
the reverse topological order, we choose the cut for each node that fulfills all the timing
requirements and has a small cost. The details will be provided in the rest of this section.
In Section 6.3.2, we present a multi-cycle circuit model that is used to generate testing cir-
cuits in our experiments; in Section 6.3.3, we introduce our data structure; in Section 6.3.4,
we present the basic procedure of propagating constraint delays during cut enumeration; in
Section 6.3.5, we present how to carry out cut selection and generate mapping solution for
a node considering various constraint delays; in Section 6.3.6, we introduce the concept of
constraint cores that can help to resolve constraint conflicts; and we provide analysis of our
algorithm in Section 6.3.7.
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Figure 6.4: Example of a multi-cycle timing constraint.
6.3.2 A Multi-Cycle Circuit
Fig. 6.4 shows a circuit model with multi-cycle paths [89] to serve the purpose of evaluating
our algorithm. We generate our testing circuits using this model, because we cannot access
any real circuit with timing constraints. Even though this circuit model only shows multi-
cycle timing constraints, our algorithm is general enough and will work for any type of circuits
with multi-clock domains. The circuit model also demonstrates why there are multiple
arrival/required times on one node when various timing constraints are considered. The
upper part of the figure shows the data path, and the middle part is the control flip-flops.
The initial state of the control flip-flops after the reset signal is (ffq3 ,ffq4 ,ffq5)=(1, 0, 0), and
these flip-flops change as (0, 1, 0), (0, 0, 1), (1, 0, 0), (0, 1, 0), (0, 0, 1), . . . synchronized with the
clock signal. The gate MUX1 selects input from pin Data only when ffq3 = 1, and the
gate MUX2 selects input from pin MCout only when ffq5 = 1. It is easy to see that the
combinatorial path from ff in to ff out is a two-cycle path. Fig. 6.5 shows a decomposition
of MUX2 in Fig. 6.4. In Fig. 6.5, the AND node a2 has two arrival times, one from ff q5
which comes from a regular path, and the other from MCout which comes from a two-cycle
path. The OR gate in Fig. 6.5 also has two arrival times, but the AND gate a1 only has one
arrival time for regular paths. Similarly, both the AND gate a2 and the OR gate have two
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required times, and the AND gate a1 has only one required time.
6.3.3 Data Structure
When we consider many timing constraints in the technology mapping algorithm, different
nodes from the same cut set may have different sets of timing constraints. In Fig. 6.6(a), for
example, both nodes v1 and v2 belong to the cut set of the cut C1. Node v1 is not covered
by any timing constraint graph, but node v2 is contained by a timing constraint graph Gα.
However, the fact that a cut node is covered by a constraint graph does not imply that there
always exists a constraint path going through this cut node and the cut root. In Fig. 6.6(a),
node v3 is covered by the constraint graph Gα, but the cut root u2 is not covered by any
constraint graph, so any path through nodes v3 and u2 is a regular path.
With above observations, we design the following data structure in our algorithm. Given
a cut C rooted on a node u, for each node v ∈ V (C) (note that V (C) is the cut set of C),
there is a timing set D(C, v), and each item, named delay item, in a timing set S ∈ D(C, v)
provides the information of a constraint path going through both v and u. More specifically,
S is a triple < α, f, d >, where α identifies which timing constraint the path goes through
(α = 0 for regular paths); f is a flag indicating whether the path contains a complete
constraint path (f = fc), or a prefix constraint path (f = fp) so far; and d is the arrival
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Figure 6.5: Decomposition of gate MUX2 in Fig. 6.4. In this example, both AND gate a2
and the OR gate cross two different timing constraints, one is for regular paths, and the
other is for multi-cycle paths. The AND gate a1 has only one arrival/required time. The
AND gate a2 and the OR gate both have two arrival/required times.
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time in the corresponding timing constraint. Given a timing set D(C, v), let fS(α,C, v)
denote the delay item corresponding to α, and fa(α,C, v), ff (α,C, v), fd(α,C, v) denote the
timing constraint identity field, flag field, and arrival time field of fS(α,C, v), respectively.
If D(C, v) does not have an item corresponding to a timing constraint α, then fS(α,C, v),
fa(α,C, v), ff (α,C, v) do not exist, and fd(α,C, v) is infinity. Note that the triple form of a
delay item, < α, f, d >, is used to construct a delay item, while fS(α,C, v) is used to select
a delay item from D(C, v). In Fig. 6.6(b), for cut C1 rooted at node u1, {v1, v2} ⊆ V (C1),
we have D(C1, v1) = {< α, fp, x1 >} and D(C1, v2) = {< 0, , x2 >}(for regular paths,
we do not care about the flag field), where x1 and x2 are some delay values. For cut C2
rooted at node u2, v3 ∈ V (C2), we have D(C2, v3) = {< α, fc, x3 >,< 0, , x4 >} since
there are both complete paths of timing constraint α and regular paths going through v3
to u2. Given D(C2, v3) = {< α, fc, x3 >,< 0, , x4 >}, we have fS(α,C2, v3) =< α, fc, x3 >,
fS(0, C2, v3) =< 0, , x4 >, fd(α,C2, v3) = x3, and fd(0, C2, v3) = x4.
6.3.4 Arrival Time Generation
Timing sets are computed along cut enumeration. For a PI node u, it only has one trivial
cut C, and V (C) = {u}. If the PI node u belongs to both the begin set and the end set of
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a timing constraint α, then < α, fc, 0 >∈ D(C, u); if u only belongs to the begin set of a
timing constraint α, then < α, fp, 0 >∈ D(C, u); if u does not belong to the begin set of any
timing constraint, then D(C, v) = {< 0, , 0 >}.
For an internal node u with two fanins v1 and v2, a cut C rooted at u is generated by
combining one cut C1 rooted at v1 and another cut C2 rooted at v2. We only process the
case when C is K-feasible. Let e1 denote the edge from v1 to u, and e2 denote the edge from
v2 to u (see Fig. 6.7). Since we use the topological order traversal, the timing sets of V (C1)
and V (C2) are known when we combine cuts C1 and C2 to from cut C. The timing sets of
V (C) are either computed from those of V (C1) and V (C2), or generated by the cut itself
when u belongs to the begin set of some timing constraints, as shown by Algorithm 12. For
any node w ∈ V (C1), it is also true that w ∈ V (C). Initially, timing set D(C,w) is empty.
Algorithm 13 examines every delay item S =< α, f, d >∈ D(C1, w). For each delay item
S =< α, f, d >, if α = 0 (corresponding to regular paths), we add delay item < α, f, d > to
D(C,w). If f = fc, there exists a path from a PI to v1 through w which covers a complete
path of timing constraint α, and we also add < α, f, d > to D(C,w). If f = fp and e1 does
not belong to timing constraint α, there is no path from a PI to u through w that covers
a complete path of α, so we add < 0, , d > to D(C,w). If f = fp, and e1 is an edge of the
timing constraint α, we add < α, fp, d > to D(C,w). Furthermore, if u belongs to the end set
of the timing constraint α, we change flag fp to fc. After we process all the nodes in V (C1),
we process nodes in V (C2) in a similar way in Algorithm 12. At the end of Algorithm 12, we
v2
v1
e2
e1
u
w
C1
C2
C
Figure 6.7: Cut C is generated by combining C1 and C2.
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Algorithm 12: Generate timing sets for a cut
Input: C,C1, C2 : three cuts, C is formed by combining C1 and C2
Output: timing sets
begin
u← root of C;
for w ∈ V (C) do
D(w,C)← ø;
end
/*timing sets propagation*/
for w ∈ V (C1) do
propogate timing set(w, e1, C, C1);
end
for w ∈ V (C2) do
propogate timing set(w, e2, C, C2);
end
/*timing sets generation by the cut itself*/
for timing constraints α satisfying u ∈ B(Gα) do
for w ∈ V (C) do
d← 0;
for < β, f, d′ >∈ D(w,C) do
if d′ > d then d = d′;
end
f = fp;
if u ∈ E(Gα) then f = fc;
D(w,C)← {< α, f, d >} ∪ D(w,C);
Remove delay item fS(0, C, w) from D(w,C);
end
end
end
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Algorithm 13: propogate timing set(w, e, C,C ′)
begin
u← root of C;
for < α, f, d >∈ D(C ′, w) do
if α = 0 or f = fc then
add delay item(< α, f, d >, D(C,w));
else
/*f = fp*/
if e 6∈ Eg(Gα) /*Eg is the edge sets*/ then
add delay item(< 0, , d >, D(C,w));
else
if u ∈ E(Gα) then f ← fc;
add delay item(< α, f, d >, D(C,w));
end
end
end
end
check whether u belongs to the begin set of a timing constraint. If u belongs to the begin set
of a timing constraint β, we will add < β, fp, d > to D(C,w) for all w ∈ V (C), where d is the
maximum of all delay values in D(C,w), and we also remove the delay item corresponding
to the regular paths from D(C,w) (note that the regular path timing information may be
regenerated later if there is a prefix path going out of the timing constraint graph without
going through end set nodes of timing constraint β). When u belongs to the begin set of a
timing constraint, we also check whether u belongs to the end set of the timing constraint.
If u belongs to both the begin set and the end set of a timing constraint, we change the flag
from fp to fc in the above process.
Algorithm 14: add delay item(< α, f, d >,D(w,C))
begin
if fS(α,C,w) exists then
if fd(α,C,w) > d then
d← fd(α,C,w);
Remove fS(α,C,w) from D(w,C);
end
D(w,C)← D(w,C) ∪ {< α, f, d >};
end
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After we compute the timing sets related to all the cuts of a node u, we will compute
the arrival times of different timing constraints on u. We assign a timing set Dn(u) to node
u, which is very similar to the timing set we defined before. Let C(u) denote all the K-
feasible cuts rooted at u. For every timing constraint α that covers u, we add < α, f, dα >
to Dn(u), where dα = MIN{MAX{fd(α,C,w) | w ∈ V (C)} | C ∈ C(u)} and f is equal to
any ff (α,C,w) if fS(α,C,w) exists (we can prove that ff (α,C,w) is always the same for
any C ∈ C(u) and w ∈ V (C) if fS(α,C,w) exists). In a cut-enumeration-based algorithm,
there is a trivial cut C ′ for each node u, and V (C ′) = {u}. We have described how to
generate timing set for the trivial cut of a PI node. For an internal node u, D(C ′, u) =
{< α, f, d + 1 >| ∀ < α, f, d >∈ Dn(u)}, because a trivial cut always starts a new level in
cut-enumeration-based algorithms.
It is possible that one path belongs to multiple timing constraints, which introduces
timing constraint conflicts. We will talk about how to handle this issue in our algorithm in
Section 6.3.6.
6.3.5 Mapping Solution
At the end of the cut enumeration, we know all the timing information for every timing
constraint. For a PO node u, we check every delay item < α, f, d > from its timing set
Dn(u). If α = 0, there is at least one regular path from a PI node to u; if α 6= 0 and f = fc,
then there is at least one path from a PI node to u containing one complete path of the
timing constraint α. We define a normalized depth for each delay item. If α = 0 (or α 6= 0
and f = fp), the normalized depth is d. If α 6= 0 and f = fc, the normalized depth is
dd/cyclese, where cycles is the number of cycles allowed in the multi-cycle path constraint
α, and cycles is infinity for a false-path constraint. The optimum normalized mapping depth
is the maximum of all normalized depths. For illustration purpose, we can think of optimum
normalized mapping depth as the minimum clock period of the mapped circuit under unit
delay model. For a regular path with depth d, the clock period should be equal to or larger
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than d to satisfy the path timing. For a multi-cycle path with depth d, the clock period
should be equal to or larger than dd/cyclese to satisfy the path timing.
Same with the previous cut enumeration based technology mapping algorithm [116], we
carry out cut selection procedure in the reverse topological order from POs to PIs. However,
we set different required times on the POs according to the various timing constraints applied
on them. Let do denote the optimum normalized mapping depth. The POs with regular
paths will have a required time with value of do for regular paths. The POs with a timing
constraint α will have a required time with value of do ∗ cycles for the timing constraint α.
The required times will be propagated from POs to PIs in the cut selection stage. To pick
which cut to map a node is the key for high mapping quality. Different required times due
to different timing constraints offer opportunities to save mapping cost under the timing
constraints. In our algorithm, when we map a node u, we will examine all the cuts on u
and try to find the best one that fulfills all the timing requirements and also reduces the
mapping cost. The mapping cost of a cut is computed in a similar way as that in [116].
To make sure the timing constraints are met, each input on the examined cut needs to be
checked against all of its required times associated with its timing constraints. After the
best cut is picked, required times on u will be propagated to the inputs of the cut according
to the timing constraints on the inputs respectively.
In our algorithm, each required time of a timing constraint α has a tag Tg. This tag
shows three different cases: 1) there is a path that will go through the timing constraint
graph Gα (Tg = twill); 2) is going through the timing constraint graph Gα (Tg = tis); 3) and
has gone through the timing constraint graph Gα (Tg = twas). In our algorithm, tags are
used to determine whether we need to propagate a required time to an input of a cut. In
Fig. 6.8, for example, node u1 has a required time for the timing constraint α, which has a
tag with a value twill; node u2 has a required time for the timing constraint α, which has a
tag with a value tis; and node u3 has a required time for the timing constraint twas. One
distinction of our algorithm from traditional required time propagation is that the required
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Figure 6.8: Paths with different require time tags.
time of a timing constraint on a node does not always propagate to all cut inputs. In Fig. 6.8,
{v1, v2} ⊆ V (C1). Node v1 only has an arrival time for regular paths; v2 only has an arrival
time for timing constraint α; and u1 has arrival times for both regular paths and the timing
constraint α. Hence, node u1 has two required times, one for regular paths, and the other
for timing constraint α. The required time for regular paths will only propagate to node v1
from u1, and the required time for timing constraint α will only propagate to node v2 in our
algorithm.
6.3.6 Timing Constraint Cores
There is a constraint conflict if there is a path that belongs to more than one timing con-
straints. However, different timing constraints should have different priorities. If a path
belongs to multiple timing constraints, we should only consider the timing constraint with
the highest priority. However, we cannot examine paths one by one to determine whether a
path belongs to multiple timing constraints due to exponential number of paths. It is also
very hard to determine whether multiple arrival times at a PO come from the same path
or different paths. Thus, it is very important to design an effective method to handle this
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problem. In this subsection, we introduce a concept called timing constraint core to resolve
constraint conflicts.
Definition 5 Given a timing constraint α, the timing constraint core of α, K(α), is the
set of nodes that cannot be reached without going through B(Gα) and E(Gα) from outside of
Gα.
With this definition, we immediately have the following theorem:
Theorem 15 Given a timing constraint α, every complete path going through one node of
K(α) is a path of the timing constraint α.
Proof:
(By contradiction) If there is a complete path p, going through node u ∈ K(α), is not a
timing constraint path, then p does not cover a complete path of Gα, which means p does not
cover a prefix path of Gα or p does not cover a suffix path of Gα. If p does not cover a prefix
path of Gα, then there is a path from a PI to u without going through the B(Gα), which
means u 6∈ K(α), which is a contradiction. If p does not cover a suffix path of Gα, then
there is a path from u to a PO without going through the E(Gα), which means u 6∈ K(α),
which is also a contradiction.
For a node u, we define the core timing constraint of u as follows:
Definition 6 Given a node u, its core timing constraint, Kn(u), is the timing constraint α
with the highest priority satisfying u ∈ K(α). If u does not belong to any timing constraint
core, Kn(u) does not exist.
During the cut enumeration process, when we process a node u, we filter out all the
timing information related to timing constraints with lower priorities than Kn(u), if Kn(u)
exists. By filtering out low priority timing constraints, we automatically resolve constraint
conflicts among low priority timing constraints and Kn(u). It is possible that there is a
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high priority timing constraint graph Gβ covering u. In this case, it is true that u 6∈ K(β),
otherwise Kn(u) 6= α. There must exist a complete path going through u that does not cover
a complete path of β, but covers a complete path of α. So, we need to propagate timing
information for both α and β when we process u.
6.3.7 Complexity and Optimality
Regarding to the runtime of our algorithm, we have the following theorem:
Theorem 16 The runtime of processing a cut is linear to the number of total timing con-
straints.
Proof:
Let nt denote the total number of timing constraints. From the algorithm description,
we know that the runtime for processing a cut C is at most O(| V (C) | ·nt). Since V (C)
is bounded by K and K is a constant in the algorithm, the runtime for processing cut C is
O(nt).
With this theorem, we know that the runtime of our algorithm is increased by at most
nt times compared to the previous algorithm [116] without considering timing constraints.
Furthermore, we can show that our algorithm is able to produce optimum normalized
mapping depth as defined in Section 6.3.5.
Theorem 17 Our FPGA technology mapping algorithm is able to produce a mapped circuit
with the optimum mapping depth when timing constraints are considered.
Proof:
(sketch) First of all, the cut enumeration process keeps all K-feasible cuts, and our
algorithm is able to propagate the timing information correctly. At the end of the cut
enumeration, the minimum depth related to each timing constraint of a PO is computed
correctly, so the normalized mapping depth computed by our algorithm is the optimum
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Figure 6.9: Experimental flow for our algorithm.
mapping depth under timing constraints. Furthermore, this normalized mapping depth can
be achieved when the circuit is mapped, because we always choose a cut to implement a
node from those cuts that can fulfill timing requirements of the node.
6.4 Experimental Results
Our experiments are carried out on a desktop PC with a 2.4 GHz Intel(R) Xeon(TM)
CPU. The OS is Red Hat Linux 8.0, and we use gcc to compile our program. Because
we cannot get access to any real circuit with timing constraints, we designed a new set of
benchmark circuits from the 20 largest MCNC benchmark circuits. We use the template
in Fig. 6.4 to derive our benchmark circuits. We randomly pick two circuits from the 20
largest benchmark circuits, and place the circuit with larger mapping depth into the multi-
cycle part of Fig. 6.4, and place the other circuit into the single-cycle part. In this way, we
generate 20 new benchmark circuits, run both our algorithm and DAOmap on these circuits,
and report the results. Note that we compare with DAOmap because DAOmap is a recent
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depth-optimal mapping algorithm without resynthesis (i.e., without changing the original
circuit structure during mapping). We believe our algorithm can be extended to work on
other mapping frameworks, such as the ABC mapper [55], where resynthesis choices are
carried out. This will be considered in our future work.
We use K = 5 for all circuits in the experiment. The mapped circuits are in Berkeley
Logic Interchange Format (BLIF). Fig. 6.9 shows our experimental flow. In order to use the
commercial timing analysis engine, TimeQuest Timing Analyzer (available from Altera’s
Quartus II software), we write a converter from BLIF format to Verilog Quartus Mapping
(VQM) format. We build a project for each VQM file. We set TRUE WYSIWYG FLOW to
ON so that Quartus II will not optimize and remap our circuits, and we set USE TIMEQUEST
TIMING ANALYZER to ON so that Quartus II will consider timing constraints during
placement and routing stage. We use Synopsys Design Constraints Format (SDC) to specify
timing constraints, and the multi-cycle part in Fig. 6.4 is set to have a multi-cycle timing
constraint of two clock cycles. We use the same Stratix II device for both DAOmap and
our algorithm. We run Quartus II commands quartus map 1, and quartus fit to synthesize,
place and route the circuits. Then, we use the TimeQuest Timing Analyzer to report tim-
ing information for all circuits. In order to find the minimum clock period of a mapped
circuit, we run the experimental flow for multiple iterations, and we set a different clock
period value in each iteration (using the SDC command create clock). For each iteration,
the TimeQuest Timing Analyzer reports whether the clock period s achievable or not. If the
specified clock period is not achievable under the multi-cycle timing constraints, we increase
the clock period value in a step of 0.5ns, and repeat the flow again. If the specified clock
period is achievable, we decrease the clock period value also in a step of 0.5ns, and run the
flow. The initial clock period is 6ns. After a few iterations, we will know the minimum clock
period achievable by the mapped circuit.
1The command quartus map is used to prepare the input files for later process. It does not optimize or
remap our circuits since we set TRUE WYSIWYG FLOW to ON.
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Table 7.2 shows our experimental results. The first column shows two circuits of the 20
largest MCNC benchmarks we used to generate a circuit with timing constraints. The first
circuit corresponds to the single cycle part, and the second circuit corresponds to the multi-
cycle part of the new circuit. The column PIs (POs) shows the numbers of primary inputs
(outputs) in our new circuits. The column LUTsDAO (LUTsour) shows the numbers of LUTs
of the mapped circuits produced by DAOmap (our mapper). The column clkDAO (clkour)
shows the minimum clock periods achievable for the mapped circuits by DAOmap (our
mapper). The column Imprperf shows the performance improvements of our algorithm over
DAOmap. Since the circuit performance is measured by the clock frequency, the reciprocal of
the clock period, the performance improvement is computed by the formula 1/clkour−1/clkDAO
1/clkDAO
.
From the table, we know that our algorithm improves circuit performance by 16.8% on
average. The reason that our algorithm is able to achieve better circuit performance is very
intuitive. Our mapping algorithm is able to map the multi-cycle parts of a circuit with larger
depths, and map the normal parts with shorter depths, while previous algorithms do not have
such a capability. In previous cut-enumeration-based algorithms, timing constraint paths
and regular paths have no difference when they are used to compute the optimum mapping
depth, so the optimum mapping depth computed by previous algorithms is generally larger
than that computed by our algorithm. Since this optimum mapping depth is set as the
required time of the circuit, previous algorithms tend to map a regular path with a larger
depth than our algorithm. As a result, they are likely to produce a mapped circuit with
larger clock period after placement and routing.
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Table 6.1: Experimental Data.
Circuit PIs POs LUTsour LUTsDAO clkour(ns) clkDAO(ns) Imprperf (%)
alu4+clma 60 11 4499 4685 6 7.5 25
alu4+diffeq 254 58 1695 1691 5.5 6.5 18.18
alu4+tseng 219 129 1658 1646 5.5 7 27.27
apex2+s298 50 17 2558 2554 6.5 8 23.08
apex2+tseng 475 509 2681 2666 6.5 7.5 15.38
apex4+elliptic 815 125 2566 2587 6 6.5 8.33
apex4+frisc 338 138 1812 1804 6 6.5 8.33
des+clma 351 346 6380 6524 6.5 8.5 30.77
ex1010+tseng 215 131 4126 4049 7 8 14.29
ex5p+diffeq 248 113 1447 1425 6 7 16.67
ex5p+elliptic 814 170 2404 2435 6 6.5 8.33
misex3+diffeq 455 427 2523 2519 5.5 6.5 18.18
misex3+tseng 219 135 1603 1584 5.5 6 9.09
pdc+tseng 453 546 4560 4514 8 9 12.5
seq+diffeq 482 448 2716 2706 5.5 6.5 18.18
seq+tseng 246 156 1796 1771 5.5 6.5 18.18
spla+clma 62 49 6162 6341 7 8 14.29
spla+diffeq 256 96 3330 3347 7 8 14.29
spla+s298 28 60 3954 3970 7 8.5 21.43
spla+tseng 453 552 4077 4079 7.5 8.5 13.33
Average 3127 3145 16.76
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Chapter 7
FPGA Technology Mapping for Delay
Optimization Using BDDs
7.1 Introduction
In LUT-based FPGA architecture, the basic programmable logic element is a K-input lookup
table. A K-input LUT (K-LUT) can implement any Boolean functions of up to K variables.
The conventional FPGA logic synthesis flow starts with a logic optimization phase, which
is followed by a gate decomposition phase, and then a technology mapping phase. During
the course of logic optimization, each node of the network can be simplified using a two-
level logic optimizer, such as ESPRESSO [99], based on the don’t cares extracted from the
network or provided by the user [100, 101]. After logic optimization, gate decomposition
algorithms, such as the tech decomp in SIS [21] and the dmig in [102], are always carried
out to decompose large-fanin gates into small-fanin gates so that every gate of the network
is with a fanin number ≤ K, where K is the input size of the LUT in the target FPGA.
Then a technology mapping [55, 103, 116] algorithm is used to convert the circuit into a
functionally equivalent network comprised only of logic cells implementable in LUTs. The
design is finished by placing these cells on an FPGA chip, and programming the connections
among them.
While the traditional logic optimization methodology is very successful on AND/OR-
intensive circuits, its performance on XOR-intensive circuits is far from satisfactory [104].
In [104], the authors presented BDS, a logic optimization system based on BDD decom-
position techniques. By exploring the structure of a binary decision diagram, BDS is able
to identify not only AND/OR decompositions, but also XOR/ MUX decompositions. BDS
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has been successfully applied to FPGA designs in [105]. The logic synthesis system pre-
sented in [105], BDS-pga, first collapses the network using a maximum fanout free cone
(MFFC)-based eliminating method, it then cuts BDDs in the middle recursively for LUT
decomposition. After each cut, it tries to further reduce the number of mapped LUTs by
swapping variable orders in the BDD. BDS-pga has shown significant improvements on both
area and delay for some circuits [105] compared to SIS+Flowmap [103]. Another BDD-based
synthesis technique is introduced in [106], where BDD re-synthesis is applied to improve tim-
ing. After placement, some timing critical parts of the circuit are selected, re-synthesized,
and then re-placed.
One drawback of BDS, as mentioned in [104], is its inability of considering delay opti-
mization, because it can not properly balance the factoring tree used in their algorithm. To
optimize the delay, BDS-pga uses a delay re-synthesis approach. After logic synthesis, BDS-
pga finds out critical paths and partially collapses these paths. Then, it uses ESPRESSO [99]
algorithm to optimize the collapsed nodes, and re-decomposes the optimized nodes for delay
optimization. This method is similar to what SIS [21] does for delay optimization. However,
because the delay optimization is not integrated within the main logic synthesis algorithm,
it does not always perform well as shown in our experiments.
In this chapter, we propose a BDD-based FPGA logic synthesis system targeting delay
optimization (under unit delay model). We first introduce a gain-based partial collapsing
algorithm considering delay, then we present a dynamic programming algorithm for synthe-
sizing each collapsed node to optimize the delay. Our algorithm uses BDDs to represent node
functions, and it uses linear expansion for BDD decomposition - a generalized decomposition
technique - to synthesize the circuit. Based on linear expansion, our dynamic programming
algorithm then chooses the proper decompositions of a BDD to optimize delay. We also con-
sider special decomposition scenarios that can be coupled with linear expansion for further
improvement on quality of results. Experimental results show that we can achieve up to
90% gain in terms of mapped depth with 22% area overhead compared to BDS-pga.
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Figure 7.1: (a) BDD for the Boolean function : f = a · b∨ b · c, and the variable inside each
node is the input variable associated with the node; (b) sub-BDD(v) of the BDD in (a).
In Section 7.2, we introduce some related terminologies and preliminaries. Section 7.3
presents our algorithm in details. Experimental results are shown in Section 7.4.
7.2 Definitions and Preliminaries
It is assumed that the readers are familiar with basic concepts of Boolean functions, Boolean
networks, and BDDs [107]. We provide a brief review of related concepts, and define several
terminologies used in this chapter.
7.2.1 Boolean Functions and BDDs
A completely specified Boolean function with n-inputs and one output is a mapping f :
Bn → B, where B = {0, 1}. The support of Boolean function f , denoted supp(f), is the set
of variables on which f explicitly depends. A Boolean network is a directed acyclic graph
(DAG), whose nodes represent Boolean functions. In this thesis, the term Boolean function
is used for a completely specified Boolean function.
Binary decision diagrams (BDDs) were first introduced by Lee [108], and then popularized
by AKers [109]. In [107], Bryant introduced the concept of reduced ordered BDDs (ROBDDs)
and a set of efficient operators for their manipulation, and proved the canonicity property
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of ROBDDs. A binary decision diagram is a DAG, representing a Boolean function, with
two terminal nodes (terminal node 1 and terminal node 0). Each non-terminal node has an
index to identify an input variable of the Boolean function and has two outgoing edges, called
the 0-edge and 1-edge. In the BDD drawings of this thesis, we use solid lines to represent
1-edges, and dotted lines to represent 0-edges. The depth (or level) of a BDD is the number
of input variables of the BDD. An ROBDD is a BDD where input variables appear in a fixed
order in all the paths of the graph and no variables appear twice in a path, and every node
represents a distinct function. In this thesis, we refer ROBDDs as BDDs. Fig. 7.1(a) is a
BDD example1. The size of a BDD can be reduced by complement edges, which point to the
complementary form of the functions. To maintain canonicity, a complement edge can only
be assigned to the 0-edge [110].
For simplicity, it is assumed that all the discussions in our work are within the context
of a BDD. The root of a BDD is the node without any incoming 0-edge or 1-edge, such as
node a in Fig. 7.1(a). Let N denote the set of non terminal nodes of the BDD, and let P
denote the set of all paths from the root to the terminal nodes of the BDD. Given a variable
x, let N (x) denote the set of nodes associated with x. Given a node u, let V (u) denote the
variable associated with node u, let T (u) (or E(u)) denote the node adjacent to u by the
1-edge (or 0-edge) outgoing from u, and let P(u) denote all the paths from u to the terminal
nodes. In a BDD, each variable has a level, and each node also has a level which is the same
as its associated variable’s level. In Fig. 7.1(a), the levels of variables a, b, and c are 0, 1,
and 2, respectively. Let’s define them formally.
Definition 7 (Variable level) The level of an input variable x, l(x), is defined as: l(x) =
0 if x is a root variable; l(x) = max{l(V (u)) + 1 | u ∈ N ∧ (x = V (T (u)) ∨ x = V (E(u)))}
otherwise.
Definition 8 (Node level) The level of a non terminal node u, l(u), is defined as : l(u) =
1For simplicity, we will not draw the arrows at the end of edges and the numbers by the edges in the rest
of the thesis.
120
…
F
f1 fkf2
… … …
+
Fk
fk
0 0
F2
f2
0 0
F1
f1
00
++...
c1
f1
001 …
*
ck
fk
100 …
*
c2
f2
010 …
*
+ ++...
(a) A generic BDD (b) Linear expansion of the BDD
(c) Decomposition of all components using 1-dominator
v1 vkv2
Figure 7.2: Linear expansion of a BDD.
l(V (u)); the level of a terminal node is the depth of the BDD.
Definition 9 (Cut) Given a BDD, a cut at level i is a partition of the nodes so that all
nodes with level less or equal to i belong to one side of the partition (upper side of cut i),
while the other nodes belong to the other side (lower partition of cut i).
Definition 10 (Cut Set) Given a BDD, the cut set at level i is the set of nodes from the
lower side of cut i that have incoming edges from the upper side of cut i.
Definition 11 (sub-BDD) Given a BDD, the sub-BDD at node u ∈ N , sub-BDD(u), is
the BDD consisting of all nodes and edges reachable from u in the original BDD.
For Fig. 7.1(a), sub-BDD(v) is shown in Fig. 7.1(b).
7.2.2 Linear Expansion
Node decomposition re-expresses a node function by a logically equivalent composition of
two or more functions. Linear expansion is one such decomposition method. Fig. 7.2 shows
the idea of linear expansion [111]. In Fig. 7.2(a), S = {v1, v2, . . . , vk} is a cut set of the BDD;
121
in Fig. 7.2(b), each BDD Fi is formed from F by replacing the nodes in S with terminal
node 0 except the node vi. It is easy to know that any path from the root to terminal node 1
must include one node from S. If the path includes the node vi, then this path also appears
in the BDD Fi in Fig. 7.2(b). This means all the paths from the root to terminal node 1 are
covered by BDDs in Fig. 7.2(b). It is also easy to know that, for any BDD in Fig. 7.2(b), any
path from the root to the terminal node 1 must be covered by the BDD in Fig. 7.2(a). So
the BDD in Fig. 7.2(a) is equal to the summation of BDDs in Fig. 7.2(b). For each BDD in
Fig. 7.2(b), we apply the AND decomposition to get Fig. 7.2(c). Fig. 7.3 shows an example
of using linear expansion. The BDD in Fig. 7.3(a) is decomposed using linear expansion
at cut2 (with cut set {e, d, 1}), and Fig. 7.3(b) shows the decomposition. In this example,
f3 = 1 is not shown in Fig. 7.3(b). For BDD c3, node c is eliminated because both T (c) and
E(c) are terminal node 0.
Even though the linear expansion is very powerful, we did not find previous synthesis
algorithms actually using it. In our work, we make the first attempt to synthesize circuits
with linear expansion. We will introduce more definitions. In Fig. 7.2, the BDD F is
decomposed into a set of small BDDs. And each small BDD, such as c1 or f1, will also be
decomposed using linear expansion for synthesis. The BDDs c1, c2, . . . , ck are not sub-BDDs
as defined in definition 11. Each of them is related to a root node, a cut level, and a cut set
node.
Definition 12 (extension of definition 10) Given a BDD, the cut set of u ∈ N with
regards to level i, CS(u, i), is the cut set of sub-BDD(u) at level i.
In Fig. 7.3(a), CS(a, 0) = {b, c}, CS(a, 2) = {d, e, 1}, and CS(a, 4) = {1, 0}.
Definition 13 (extension of definition 11) Given a node u ∈ N , a non negative integer
i, and another node v ∈ CS(u, i), the sub-BDD rooted at u with respect to v at depth i,
Bs(u, i, v), is a modification of sub-BDD(u), where all nodes in the lower side of cut i except
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CS(u, i) are deleted from sub-BDD(u). All nodes in CS(u, i) are replaced to the terminal
node 0 except the node v, which is replaced to the terminal node 1.
For the BDD in Fig. 7.3, c1 = Bs(a, 2, e), f1 = Bs(e, 0, 1), c2 = Bs(a, 2, d), f2 = Bs(d, 1, 1),
and c3 = Bs(a, 2, 1). The BDD F in Fig. 7.3(a) is actually equal to the sub-BDD Bs(a, 4, 1).
Particularly, a BDD is equal to its sub-BDD Bs(r, n− 1, 1), where r is the root of the BDD,
and n is the depth of the BDD.
Algorithm 15: Overall algorithm
Input: A Boolean network
K : the input size of a LUT
Output: Synthesized circuit
Collapse the Boolean network into a set of supernodes;
Sort the nodes in a topological order from primary inputs
to primary outputs;
foreach node in order do
Collect the delay information of its fanins;
Perform our algorithm to synthesize the node;
Record the node delay;
end
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7.3 BDD Synthesis for Delay Optimization
In this section, we present our BDD-based logic synthesis algorithm for delay optimiza-
tion. Several key techniques are used, such as node clustering, linear expansion, dynamic
programming, and various special decompositions. Algorithm 15 is a global overview of our
algorithm. In the beginning, the nodes of the Boolean circuit are clustered and collapsed into
supernodes based on node delays and whether there are gains to collapse them. The node
collapsing reduces the number of nodes in the circuit, increases the functional complexity of
each node, and gives us more room to optimize a node. After the node collapsing, we process
supernodes in a topological order from primary inputs to primary outputs. Whenever we
process a node, the delays of its fanins are known. Our dynamic programming algorithm
uses delay information and linear expansion to synthesize the node to optimize its fanout
delay. While we are processing a node, various special decompositions, such as XNOR and
MUX decompositions, are also identified. The details will be presented in the following
subsections.
7.3.1 Clustering and Partial Collapsing
Clustering and partial collapsing is a critical step for a logic synthesis system. It can help
removing logic redundancy, such as those caused by local reconvergence [104]. Similar to
previous approaches [21,104], our clustering and partial collapsing algorithm is based on an
iterative elimination framework. In [112], the author used literal count numbers to guide
the clustering; while in [104], BDS uses the number of BDD nodes as guidance. BDD-based
collapsing method provides similar results compared to literal count method, but runs much
faster [111]. The cost function in our algorithm considers both the number of BDD nodes
and the node delays.
Algorithm 16 shows how our partial collapsing method works. Basically, our algorithm
runs for multiple iterations. In each iteration, a set of mergable node pairs are first collected,
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Algorithm 16: Clustering and partial collapsing algorithm
Input: A Boolean network
Output: Partially collapsed circuit
Local: pq : a priority queue based on gains of merging two nodes, and it is in descending order
of gains
begin
done ← 0;
repeat
foreach fanin-fanout pair (in,out) do
if mergable(in,out) then
g = gain(in,out);
pq.push(g,in,out);
end
if pq is empty then
done ← 1;
while pq is not empty do
(g,in,out) ← pq.top();
pq.pop();
if either in or out is marked then
jump to the next iteration;
mark the node out;
mergeBDD(in,out);
if in has no fanouts then
remove in from the network;
end
unmark all nodes;
until done = 1
end
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then nodes are merged in decreasing order of merging gains. The algorithm terminates when
there is no feasible node pair that can be found. If a node is ever changed by a merging
operation, the following merging operations regarding this node are cancelled in the current
iteration. In the algorithm, the function mergable(in,out) tells us whether we should merge
node in into node out. The function mergable first makes copies of BDDs of nodes in and
out, then it merges copied BDDs. Let n denote the size of the merged BDD, and n1, n2
denote the sizes of BDDs of nodes in and out before merging, respectively. The function
mergable returns true only if n is smaller than a size bound (200 in our experiments) and
n < (n1 + n2) ∗ (1 + α), where α is a parameter that can be adjusted. In this way, we do
not merge two nodes if the BDD size after merging increases by a large portion. In the
algorithm,
gain(x, y) =

(n1 + n2 − n) ∗ (1 + β ∗ do(x)dix(y) + γ/no(x))
, if n1 + n2 ≥ n
(n1 + n2 − n)/(1 + β ∗ do(x)dix(y) + γ/no(x))
, if n1 + n2 < n
where do(x) is the output delay of node x, dix(y) is the maximum delay of fanins of node
y, no(x) is the number of fanouts of node x, and β, γ are user controlled parameters. For
simplicity, we use x and y to represent in and out, respectively. From the formula, the
larger the delay of a fanin node, the larger the gain of merging it with its fanouts. Another
heuristic rule used in our algorithm is to give a higher preference to a fanin node with smaller
number of fanouts because a node can be removed from the network if it has no fanouts after
merging. The smaller the fanout number, the less duplication it incurs due to merging. The
function mergeBDD(in,out) in the algorithm merges node in into node out, and removes
the fanin and fanout relation between them.
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Algorithm 17: Logic synthesis algorithm for one BDD
Input: inputDelay : inputDelay(x) is the delay of the input variable x
Output: Synthesized network and its delay
Local: tmpDelay, bestDelay : temporary variables
Global: delay : delay(Bs(u, l, v)) is the delay of sub-BDD
Bs(u, l, v);
begin
reduce the size of the BDD by a reordering algorithm;
n ← number of input variables of the BDD;
N ← set of all BDD nodes;
for l = 0 to n− 1 do
foreach u ∈ N do
if l(u) + l > n− 1 then
jump to the next iteration;
enumerateCS(u, l);
foreach v ∈ CS(u, l) do
bestDelay ← +∞;
if l = 0 then
bestDelay ← inputDelay(V (u));
for j = 0 to l − 1 do
tmpDelay ← delayDecompose(u, l, v, j);
if tmpDelay < bestDelay then
bestDelay ← tmpDelay ;
end
delay(Bs(u, l, v)) ← bestDelay ;
end
end
end
produce the network using the linear decomposition based on the cuts we choose for all
sub-BDDs;
set the network delay to be delay(Bs(r, n− 1, 1)), where r is the root of the BDD;
end
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Figure 7.4: This figure enumerates all depth-0 sub-BDDs of the BDD in Fig. 7.3(a), and 3
depth-1 sub-BDDs.
7.3.2 Dynamic Programming Algorithm to Synthesize one BDD
for Delay Optimization
In this section, we present how to synthesize a supernode of the collapsed network. Our
algorithm uses a BDD to represent this node, and decomposes the BDD recursively to form
a Boolean network. During the decomposition, our algorithm tries to optimize the network
delay. The algorithm produces both the decomposed (synthesized) network and its delay.
Let’s look at an example first. For the BDD in Fig. 7.3(a), there are 5 possible cuts, and
each cut produces a different synthesis result. In our algorithm, we try all these 5 cuts, and
choose the one producing the smallest delay. Fig. 7.3(b) shows the decomposition produced
by the cut2 in Fig. 7.3(a). Obviously, we need to know the delays of sub-BDDs before we
can calculate the delay of the BDD F in terms of cut2. To get the delays of sub-BDDs, we
recursively apply our dynamic programming algorithm. Actually, the algorithm starts with
the smallest sub-BDDs, and processes sub-BDDs in an increasing order of their depths. (In
this chapter, the depth and level for a BDD are interchangeable with each other.)
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Main Algorithm
Algorithm 17 shows our dynamic programming-based algorithm. The size of the BDD is
first minimized by using a BDD reordering algorithm [110]. After reordering, the algorithm
processes sub-BDDs in an increasing order of their depths, from depth 0 to depth n− 1. For
each depth l, the algorithm visits all BDD nodes; for each such BDD node u, the depth of
sub-BDD(u) is n − l(u), its maximum possible cut level is n − l(u) − 1, so the algorithm
generates the cut set CS(u, l) by the procedure enumerateCS (see algorithm 18) only if
l ≤ n − l(u) − 1; and for each cut node v ∈ CS(u, l), the algorithm produces a sub-BDD
Bs(u, l, v). For the sub-BDD Bs(u, l, v), the algorithm tries all cuts from 0 to l− 1, produces
a delay for each cut (by calling the function delayDecompose), and chooses the smallest
delay as the delay of Bs(u, l, v). Fig. 7.4 enumerates all depth-0 sub-BDDs of the BDD in
Fig. 7.3(a), and 3 depth-1 sub-BDDs. Whenever the algorithm processes a depth i sub-BDD,
all sub-BDDs with depths less than i have been processed, so all the information needed
for decomposing the depth i sub-BDD is known. For example, in Fig. 7.3(b), the depth of
sub-BDD f1 is 0; the depth of f2 is 1; and the depths of c1, c2 and c3 are all 2. So when
the algorithm starts to process BDD F in Fig. 7.3(a), the sub-BDDs it is decomposed into
at cut2 have already been processed, so do sub-BDDs for other cuts of F . We can use these
sub-BDDs to decide which cut is the best for decomposing F and the corresponding delay.
After getting optimum cuts for all sub-BDDs, it is easy to produce the synthesized network
using linear expansion. We do not show the details of this part (see Fig. 7.5 for an example of
constructing Boolean network from a BDD decomposition). Since Bs(r, n− 1, 1) is actually
the BDD of the supernode, delay(Bs(r, n− 1, 1)) is the delay of the synthesized network.
Algorithm 18 produces the cut set CS(u, l). If l = 0, the cut set is the set of nodes
adjacent to u joined by the edges outgoing from u, so CS(u, l) = {T (u), E(u)}. If l > 0, the
cut set CS(u, l) can be constructed from the cut set CS(u, l− 1) as shown in the algorithm.
For a cut node v ∈ CS(u, l − 1), if l(v) > l(u) + l, the node v is at the lower side of cut
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Fcc c f3 2f1 21
Figure 7.5: This figure shows the Boolean network generated according to linear expansion
at cut2 for the BDD in Fig. 7.3. The nodes c1, f1, c2, f2, c3 represent corresponding Boolean
networks of sub-BDDs.
l for sub-BDD(u), so v ∈ CS(u, l); otherwise, T (v) ∈ CS(u, l) and E(v) ∈ CS(u, l). In
Fig. 7.3(a), for example, CS(a, 0) = {b, c}. l(c) = 2 > l(a)+1 = 1 implies c ∈ CS(a, 1), and
l(b) = l(a) + 1 implies T (b) = 1 ∈ CS(a, 1) and E(b) = c ∈ CS(a, 1). So, CS(a, 1) = {c, 1}.
Algorithm 18: enumerateCS
Input: u : a BDD node
l : the cut level
Output: CS(u, l)
begin
if l=0 then
CS(u, l)← {T (u), E(u)};
else
CS(u, l)← ø;
foreach v ∈ CS(u, l − 1) do
if l(u) + l < l(v) then
CS(u, l)← CS(u, l) ∪ {v};
else
CS(u, l)← CS(u, l) ∪ {T (v), E(v)};
end
end
end
end
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Producing the Delay for a sub-BDD
The function delayDecompose in algorithm 17 first generates a set of AND gates with known
delays from the decomposition, which are all fanins of an OR gate, then it uses bin packing
algorithm in [113] to decompose the OR gate and produces the delay of the decomposition.
Given a sub-BDD Bs(u, l, v), and a cut at j, the linear expansion decomposes the sub-BDD
into a summation of several AND gates. Each AND gate corresponds to a node w ∈ CS(u, j),
and the inputs of this AND gate are sub-BDDs Bs(u, j, w) and Bs(w, l(u)+l−l(w), v) (please
refer Fig. 7.3(b)), and the input delay of the AND gate is the maximum delay of its two
inputs. If w = v, then the AND gate is degenerated to have only one input: Bs(u, j, v), and
the other input is eliminated because it is logic const 1.
Special Decompositions
In our algorithm, we also check conditions under which various special decompositions can
be applied. If any one of these conditions is satisfied, the corresponding special decompo-
sition is applied instead of the linear expansion. We prefer special decompositions to linear
expansion for these cases because these special decompositions use less sub-BDDs during
decomposition. For example, OR decomposition uses 2 sub-BDDs instead of 3 used by lin-
ear expansion. In this section, Bs(u, l, v) and j have the same meaning as in the previous
sections. The conditions under which Bs(u, l, v) has special decompositions are listed as the
following:
• AND decomposition: this is a special case of linear expansion, where there is only one
AND gate.
• OR decomposition2: the condition for an OR decomposition is that | CS(u, j) |= 2
and v ∈ CS(u, j). Let us assume CS(u, j) = {v, w}. In this case, Bs(u, l, v) can be
2Even though the OR decomposition can be identified by finding the AND decomposition of the comple-
mented BDD (DeMorgan’s rule), it is much easier to find the OR decomposition according to its structural
property instead of complementing every sub-BDD and figuring out the AND decomposition.
131
a
b
1 0
f
(a) OR decomposition
B
s
(a,1,c)
f
Bs(a,0,c) B s(b,0,c)
b
1 0
a
1 0
a
1 0
c
1 0
c
1 0
b
c1
(b) MUX decomposition
1 0
a
b
c
c1
1 0
g1
g2
g3
Figure 7.6: Special decompositions. For the BDD in Fig. 3, (a) the OR decomposition
can be applied to sub-BDD Bs(a, 1, c) at cut 0, and Bs(a, 1, c) = Bs(a, 0, c) ∨ Bs(b, 0, c);
(b) the MUX decomposition can be applied to sub-BDD c1 = Bs(a, 2, e) at cut 0, and
c1 = (g1 ∧ g2) ∨ (g1 ∧ g3), where g1 = Bs(a, 0, c), g2 = Bs(c, 0, e), and g3 = Bs(b, 1, e).
decomposed as Bs(u, j, v) ∨ Bs(w, l(u) + l − l(w), v)). In Fig. 7.6(a), Bs(a, 1, c) is a
sub-BDD of the BDD in Fig. 7.3(a). Since CS(a, 0) = {b, c}, Bs(a, 1, c) has an OR
decomposition at cut 0, and it is decomposed as Bs(a, 0, c) ∨ Bs(b, 0, c).
• MUX decomposition: the condition for an MUX decomposition is | CS(u, j) |= 2.
Let CS(u, j) = {w1, w2}. In this case, Bs(u, l, v) can be decomposed as (Bs(u, j, w1)
∧Bs(w1, l(u) + l − l(w1), v)) ∨ (¬Bs(u, j, w1) ∧ Bs(w2, l(u) + l − l(w2), v)). In Fig. 7.3,
CS(a, 0) = {b, c}, so the sub-BDD Bs(a, 2, e) has an MUX decomposition at cut 0, and
it is decomposed as (Bs(a, 0, c) ∧Bs(c, 0, e)) ∨ (¬Bs(a, 0, c) ∧ Bs(b, 1, e)) [Fig. 7.6(b)].
• XNOR decomposition: the condition for an XNOR decomposition is that | CS(u, j) |=
2 and the Boolean functions of w1, w2 are complement to each other, where CS(u, j) =
{w1, w2}. In this case, Bs(u, l, v) can be decomposed as Bs(u, j, w1)⊕Bs(w1, l(u) + l −
l(w1), v)). XNOR decomposition is a special case of MUX decomposition.
7.3.3 Complexity of the Algorithm
Let n denote the number of input variables, and N denote the size of the BDD. The runtime
of algorithm 17 is summarized by the following theorem. Since the BDD size is limited in
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our algorithm (up to 200 in our experiments), and the number of input variables is small
(less than 20 for most cases), the algorithm is fast.
Theorem 18 If the size of a BDD is N , and it has n input variables, then the runtime of
synthesizing the BDD is O(n2N2), and the algorithm uses O(nN2) memory space.
7.4 Experimental Results
In the experiments, we use both 10 largest combinatorial MCNC benchmark circuits (BDS-
pga does not support the 10 largest MCNC sequential benchmark circuits) and the bench-
mark circuits provided by the authors of BDS-pga [105]. The input size K of LUTs is 5,
and the depth is the number of LUT levels in the final mapped circuit. We perform our
experiments on a desktop PC with a 3GHz Intel CPU, and the operating system is Red Hat
Linux 8.0.
Table 7.1 shows the comparison of our algorithm, DDBDD, with BDS-pga on ten largest
MCNC combinatorial benchmarks. The circuits are first mapped by both DDBDD and
BDS-pga. We then feed the circuits into VPR [114] to run placement and routing. We
use a cluster size 10 and length 4 wire segments in the experiment. We first run VPR to
obtain routing results with the minimum number of routing tracks for each circuit, and then
apply additional 20% routing tracks and rerun routing to get the final results, as commonly
practiced [114]. The maximum delay of each circuit is collected. Table 7.1 shows BDS-pga
produces circuits with 95% more mapped network depth (or 20% more delay after placement
and routing) with 22% less area. The large runtime for DDBDD is due to the collapsing
procedure, which runs for many iterations, and we will reduce the runtime in our future work.
Table 7.2 shows the comparison on the set of smaller circuits used in [105]. In the table,
the data of BDS-pga are from [115]. In this set of circuits, BDS-pga produces circuits with
30% more mapped network depth and 17% less area on average compared to our algorithm.
Therefore, we show that our solution provides a significant amount of performance gain,
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Table 7.2: Comparison Results of DDBDD with BDS-pga.
DDBDD BDS-pga Comparison
Ckt. depth LUTs depth LUTs depth LUTs
5xp1 2 19 2 16 1 0.84
9sym 3 8 3 8 1 1
9symml 3 8 3 8 1 1
alu2 4 70 5 45 1.25 0.64
apex6 4 249 6 194 1.5 0.78
apex7 3 113 5 69 1.67 0.61
b9 3 55 3 43 1 0.78
c1355 4 72 4 66 1 0.92
c1908 7 228 9 118 1.29 0.52
c499 4 71 4 65 1 0.92
c5315 6 553 8 445 1.33 0.80
c880 7 193 9 123 1.29 0.64
clip 3 32 5 42 1.67 1.31
count 3 50 5 34 1.67 0.68
duke2 3 208 7 180 2.33 0.87
misex1 2 14 2 14 1 1
rd84 3 16 3 14 1 0.875
rot 6 301 10 223 1.67 0.74
t481 2 5 2 5 1 1
vg2 4 80 5 61 1.25 0.76
Average 1.30 0.83
which makes the trade off on area worthwhile if the design goal is for high performance.
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Chapter 8
Conclusions and Future Works
In Chapter 2, we proposed to encode a slicing tree by a static array, and designed the corre-
sponding evaluation algorithm and a set of efficient neighborhood movements for simulated
annealing. Our new algorithm can handle boundary constraints and range constraints easily,
and our algorithm is able to consider the thermal distribution problem. The experimental
results show that our algorithm works very well on both 3-D floorplanning problems and
2-D floorplanning problems. For 3-D floorplanning problems, our algorithm out-performs
sequence-triple on both runtimes and result qualities; for 2-D floorplanning problems, our
algorithm produces the floorplans for ami33 and ami49 with the smallest areas ever reported
in the literature. The experiments show that slicing is perfect for large data, and this is very
important since VLSI circuits are becoming enormously complex. Our algorithm presented
in the paper is applicable to general 3-D-packing of rectangular blocks with application to
non-VLSI problems as well. Note that to use the algorithm for 3-D VLSI floorplanning,
the z-dimension uses integer, representing the number of layers occupied by the rectangular
module.
In Chapter 3, we presented the first FPGA floorplanning algorithm targeted for FPGAs
with heterogeneous resources. We used slicing representation, and computed irreducible
realization lists for every node of the slicing tree on a pattern of the chip. There is no
redundance inside each IRL, but there may exist redundances between different IRLs of a
module. These redundances are important for our fast algorithm. Without these redun-
dances, Lemma 3 (which is the basis of our algorithm) will not be true. If Lemma 3 is not
true, we will have to combine every realization of the left child with every realization of the
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right child to get the realization set of a node, and it is really time consuming to do so. In
this work, slicing is used because it works very well with the pattern property of an FPGA
chip, and we are not aware whether other floorplan representations can make such good use
of this property. Slicing alone does not always guarantee a feasible solution, so we introduce
compaction and postprocessing. Intuitively, compaction pushes every realization down on
the chip, and a feasible solution may be found after this process. With compaction, the
runtime of our algorithm is greatly shortened. Postprocessing technique is used to improve
the placement shapes of modules (i.e., make them more squarish), and it is also helpful to
distribute white space more evenly onto the chip. Experimental results show that our algo-
rithm is efficient and effective. One future direction to extend this work is to considering
fix macro blocks (such as large memory blocks or imbedded CPUs in modern FPGA chips)
during floorplanning.
The leakage power consumed by a circuit in sleep state can be reduced by applying a low
leakage vector. In Chapter 4, we proposed a fast algorithm that is able to find such a vector
and apply the gate replacement technique simultaneously. The experiments revealed that our
algorithm was able to produce leakage reduction results better than previous state-of-the-art
approaches with several orders of magnitude speedup in runtime.
In Chapter 5, we presented an FPGA technology mapping algorithm for power optimiza-
tion. We developed a new cut-enumeration-based signal probability estimation algorithm,
which performs more than twice better than previous algorithms. Combining this new sig-
nal probability model and an effective glitch estimation model, we introduced a new FPGA
technology mapping algorithm for low power. We also enhanced cost estimation along cut
enumeration. Compared to a previous power-aware mapper, EMap, our algorithm is able
to achieve 18.7% more reduction for dynamic power. Future works further reducing power
consumptions can be done during placement and routing.
In Chapter 6, we presented an FPGA technology mapping algorithm considering multi-
clock domains. We developed a method that could propagate timing information for various
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timing constraints through the network. We worked on timing constraint graphs and pro-
cessed multiple arrival/required times for each node in the network. We also introduced a
concept called timing constraint core, which could be used to resolve constraint conflicts.
Our algorithm could produce a mapped circuit with the optimal mapping depth under multi-
clock timing constraints. Compared to a previous FPGA technology mapping algorithm that
did not consider timing constraints, our algorithm improves circuit performance by 16.8%
on average after placement and routing.
In Chapter 7, we presented a BDD-based logic synthesis algorithm to optimize the per-
formance of FPGA designs. We carried out gain-based circuit collapsing and dynamic
programming-driven BDD decomposition to minimize circuit delay. BDD decomposition
was mainly carried out through linear expansion and further enhanced by special decom-
position cases when necessary. Our algorithm was delay-centric overall. Especially, the
dynamic programming approach was designed to efficiently search through all the possible
decompositions in a BDD to achieve the minimal delay among these decompositions. We
showed that we were able to achieve a significant amount of performance gain with rela-
tively smaller area overhead compared to a previous state-of-art BDD synthesis algorithm
for FPGAs. The future work is to further reduce area and runtime. One direction is perfor-
mance/area/runtime tradeoff.
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